



# **SRINIVASA RAMANUJAN INSTITUTE OF TECHNOLOGY**

(Autonomous)

Affiliated to JNTUA & Approved by AICTE

Accredited by NAAC with 'A' Grade & Accredited by NBA (CSE, ECE & EEE)

Rotarypuram Village, B K Samudram Mandal, Ananthapuramu – 515701.

## **OUTCOME BASED EDUCATION WITH CHOICE BASED CREDIT SYSTEM**

**MASTER OF TECHNOLOGY**

**VLSI DESIGN**

**COURSE STRUCTURE AND SYLLABI SRIT R23**

**M. Tech. Regular Two Year PG Degree Program**

**(Effective for the students admitted from the academic year 2019 – 2020)**

**These rules and regulations may be altered/changed from time to time by the Academic Council**

**FAILURE TO READ AND UNDERSTAND THE RULES IS NOT AN EXCUSE**



**Course Structure**  
**(Based on AICTE Model Curriculum)**  
**SRIT-R23**

**Master of Technology**  
**in**  
**VLSI Design**

**M. Tech. Course Structure**

**I Semester**

Course Code	Course Name	Subject Area	Periods per week			Credits	Scheme of Examination (Max. Marks)		
			L	T	P		CIA	SEE	Total
23DVLSI101	CMOS Analog IC Design	PC	3	0	0	3	40	60	100
23DVLSI102	CMOS Digital IC Design	PC	3	0	0	3	40	60	100
23DVLSI103a	<b>Program Elective – I</b> Microchip Fabrication Techniques	PE	3	0	0	3	40	60	100
23DVLSI103b	Nanomaterials and Nanotechnology								
23DVLSI103c	CAD for VLSI								
23DVLSI104a	<b>Program Elective – II</b> Device Modelling	PE	3	0	0	3	40	60	100
23DVLSI104b	FPGA Architectures and Applications								
23DVLSI104c	ASIC Design								
23DVLSI105	CMOS Analog IC Design Lab	PC	0	0	4	2	40	60	100
23DVLSI106	CMOS Digital IC Design Lab	PC	0	0	4	2	40	60	100
23DRM101	Research Methodology and IPR	MC	2	0	0	2	40	60	100
23DAC101a	<b>Audit Course – I</b> English for Research paper writing	AC	2	0	0	0	40	-	40
23DAC101b	Disaster Management								
2D3AC101c	Sanskrit for Technical Knowledge								
Total						18	320	420	740

L-Lecture, T-Tutorial, P-Practical

## II Semester

Course Code	Course Name	Subject Area	Periods per week			Credits	Scheme of Examination (Max. Marks)		
			L	T	P		CIA	SEE	Total
23DVLSI201	CMOS Mixed Signal IC Design	PC	3	0	0	3	40	60	100
23DVLSI202	Physical Design Automation	PC	3	0	0	3	40	60	100
23DVLSI203a	<b>Program Elective – III</b> SoC Testing and Verification	PE	3	0	0	3	40	60	100
23DVLSI203b	Semiconductor Memory Design and Testing								
23DVLSI203c	MEMS System Design								
23DVLSI204a	<b>Program Elective – IV</b> Low Power VLSI Design	PE	3	0	0	3	40	60	100
23DVLSI204b	IoT and its Applications								
23DVLSI204c	VLSI Signal Processing								
23DVLSI205	CMOS Mixed Signal IC Design Lab	PC	0	0	4	2	40	60	100
23DVLSI206	Physical Design Automation Lab	PC	0	0	4	2	40	60	100
23DVLSI207	Technical Seminar	PR	0	0	4	2	100	-	100
23DAC201a	<b>Audit Course – II</b> Pedagogy Studies	AC	2	0	0	0	40	-	40
23DAC201b	Stress Management for Yoga								
23DAC201c	Personality Development through Life Enlightenment Skills								
Total						18	380	360	740

L-Lecture, T-Tutorial, P-Practical

## III Semester

Course Code	Course Name	Subject Area	Periods per week			Credits	Scheme of Examination (Max. Marks)		
			L	T	P		CIA	SEE	Total
23DVLSI301a	<b>Program Elective – V</b> Bi-CMOS Technology and Applications	PE	3	0	0	3	40	60	100
23DVLSI301b	Optimization Techniques and Applications in VLSI Design								
23DVLSI203c	SoC Architecture								
23DOE301b	<b>Open Elective – I</b> Industrial Safety	OE	3	0	0	3	40	60	100
23DOE301c	Business Analytics								
23DOE301e	Waste to Energy								
23DVLSI302	Dissertation Phase – I	PR	0	0	20	10	100	-	100
23DVLSI303	Co-curricular Activities	-	0	0	0	2	40	-	40
Total						18	220	120	340

L-Lecture, T-Tutorial, P-Practical

## IV Semester

Course Code	Course Name	Subject Area	Periods per week			Credits	Scheme of Examination (Max. Marks)		
			L	T	P		CIA	SEE	Total
23DVLSI401	Dissertation Phase – II	PR	0	0	32	16	-	100	100
Total						16	-	100	100

L-Lecture, T-Tutorial, P-Practical

### Program Elective-I

Course Code	Course Name	Subject Area	Periods per week			Credits	Scheme of Examination (Max. Marks)		
			L	T	P		CIA	SEE	Total
23DVLSI103a	Microchip Fabrication Techniques	PE	3	0	0	3	40	60	100
23DVLSI103b	Nanomaterials and Nanotechnology	PE	3	0	0	3	40	60	100
23DVLSI103c	CAD for VLSI	PE	3	0	0	3	40	60	100

### Program Elective-II

Course Code	Course Name	Subject Area	Periods per week			Credits	Scheme of Examination (Max. Marks)		
			L	T	P		CIA	SEE	Total
23DVLSI104a	Device Modelling	PE	3	0	0	3	40	60	100
23DVLSI104b	FPGA Architectures and Applications	PE	3	0	0	3	40	60	100
23DVLSI104c	ASIC Design	PE	3	0	0	3	40	60	100

### Program Elective-III

Course Code	Course Name	Subject Area	Periods per week			Credits	Scheme of Examination (Max. Marks)		
			L	T	P		CIA	SEE	Total
23DVLSI203a	SoC Testing and Verification	PE	3	0	0	3	40	60	100
23DVLSI203b	Semiconductor Memory Design and Testing	PE	3	0	0	3	40	60	100
23DVLSI203c	MEMS System Design	PE	3	0	0	3	40	60	100

### Program Elective-IV

Course Code	Course Name	Subject Area	Periods per week			Credits	Scheme of Examination (Max. Marks)		
			L	T	P		CIA	SEE	Total
23DVLSI204a	Low Power VLSI Design	PE	3	0	0	3	40	60	100
23DVLSI204b	IoT and its Applications	PE	3	0	0	3	40	60	100
23DVLSI204c	VLSI Signal Processing	PE	3	0	0	3	40	60	100

### Program Elective-V

Course Code	Course Name	Subject Area	Periods per week			Credits	Scheme of Examination (Max. Marks)		
			L	T	P		CIA	SEE	Total
23DVLSI301a	Bi-CMOS Technology and Applications	PE	3	0	0	3	40	60	100
23DVLSI301b	Optimization Techniques and Applications in VLSI Design	PE	3	0	0	3	40	60	100
23DVLSI203c	SoC Architecture	PE	3	0	0	3	40	60	100

### Open Elective-I

Course Code	Course Name	Subject Area	Periods per week			Credits	Scheme of Examination (Max. Marks)		
			L	T	P		CIA	SEE	Total
23DOE301b	Industrial Safety	OE	3	0	0	3	40	60	100
23DOE301c	Business Analytics	OE	3	0	0	3	40	60	100
23DOE301e	Waste to Energy	OE	3	0	0	3	40	60	100

### Audit Course-I

Course Code	Course Name	Subject Area	Periods per week			Credits	Scheme of Examination (Max. Marks)		
			L	T	P		CIA	SEE	Total
23DAC101a	English for Research Paper Writing	AC	2	0	0	0	40	-	40
23DAC101b	Disaster Management	AC	2	0	0	0	40	-	40
2D3AC101c	Sanskrit for Technical Knowledge	AC	2	0	0	0	40	-	40

### Audit Course-II

Course Code	Course Name	Subject Area	Periods per week			Credits	Scheme of Examination (Max. Marks)		
			L	T	P		CIA	SEE	Total
23DAC201a	Pedagogy Studies	AC	2	0	0	0	40	-	40
23DAC201b	Yoga for Stress Management	AC	2	0	0	0	40	-	40
23DAC201c	Personality Development through Life Enlightenment Skills	AC	2	0	0	0	40	-	40



<b>M.Tech(VLSI Design)- I Semester</b>		<b>SRIT-R23</b>			
<b>Course Code</b>	<b>CMOS ANALOG IC DESIGN</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
<b>23DVLSI101</b>		<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>This course focuses on theory, analysis and design of analog integrated circuits in both Bipolar and Metal-Oxide-Silicon (MOS) technologies.</li> <li>Basic design concepts, issues and tradeoffs involved in analog IC design are explored.</li> <li>Intuitive understanding and real-life applications are emphasized throughout the course.</li> <li>To learn about Design of CMOS Op Amps, Compensation of Op Amps, Design of Two- Stage Op Amps, Power Supply Rejection Ratio of Two-Stage Op Amps, Cascade Op Amps, Measurement Techniques of OP Amp.</li> <li>To know about Characterization of Comparator, Two-Stage, Open-Loop Comparators, Improving the Performance of Open-Loop Comparators, Discrete-Time Comparators etc.</li> </ul>					
<b>UNIT - I</b>					
<b>Basic MOS Device Physics:</b> General Considerations, MOS I/V Characteristics, Second Order effects, MOS Device models and MOS Capacitor. Short Channel Effects and Device Models. Single Stage Amplifiers – Basic Concepts, Common Source Stage, Source Follower, Common Gate Stage, Cascode Stage.					
<b>UNIT - II</b>					
<b>Differential Amplifiers:</b> Single Ended and Differential Operation, Basic Differential Pair, Common Mode Response, Differential Pair with MOS loads, Gilbert Cell. Passive and Active Current Mirrors – Basic Current Mirrors, Cascode Current Mirrors, Active Current Mirrors. Current Steering Circuit					
<b>UNIT - III</b>					
<b>Frequency Response of Amplifiers:</b> General Considerations, Common Source Stage, Source Followers, Common Gate Stage, Cascode Stage, Differential Pair. Noise – Types of Noise, Representation of Noise in circuits, Noise in single stage amplifiers, Noise in Differential Pairs.					
<b>UNIT - IV</b>					
<b>Feedback Amplifiers:</b> General Considerations, Feedback Topologies, Effect of Loading. Operational Amplifiers – General Considerations, One Stage Op Amps, Two Stage Op Amps, Gain Boosting, Common – Mode Feedback, Input Range limitations, Slew Rate, Power Supply Rejection, Noise in Op Amps, Stability and Frequency Compensation.					
<b>UNIT - V</b>					
<b>Comparators:</b> Characterization of comparator, Two-Stage, Open-Loop comparators, Other Open-Loop Comparators, Improving the Performance of Open-Loop Comparators, Discrete-Time Comparators.					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>1. B.Razavi, "Design of Analog CMOS Integrated Circuits", 2<sup>nd</sup> Edition, McGraw Hill Edition 2016.</li> <li>2. Paul.R.Gray &amp; Robert G. Meyer, "Analysis and Design of Analog Integrated Circuits", Wiley, 5<sup>th</sup> Edition, 2009.</li> </ol>					
<b>Reference Books:</b>					
<ol style="list-style-type: none"> <li>1. T.C.Carusone, D.A.Johns &amp; K.Martin, "Analog Integrated Circuit Design", 2<sup>nd</sup> Edition, Wiley, 2012.</li> <li>2. P.E.Allen &amp; D.R.Holberg, "CMOS Analog Circuit Design", 3<sup>rd</sup> Edition, Oxford University Press, 2011.</li> <li>3. R.Jacob Baker, "CMOS Circuit Design, Layout, and Simulation", 3<sup>rd</sup> Edition, Wiley, 2010.</li> <li>4. Adel S. Sedra, Kenneth C. Smith, Arun, "Microelectronic Circuits", 6<sup>th</sup> Edition, Oxford University Press.</li> </ol>					
<b>Course Outcomes:</b>					



# Srinivasa Ramanujan Institute of Technology (AUTONOMOUS)

Rotarypuram Village, B K Samudram Mandal, Ananthapuramu - 515 701

- CO1: Understand the different testing and design methodologies of semiconductor memory.
- CO2: Get complete knowledge regarding different types of memories, their architectural and different packing techniques of memories.
- CO3: Build fault models for memory testing.
- CO4: Analyze different parameters that lead malfunctioning of memories.
- CO5: Design reliable memories with efficient architecture to improve processes times and power.
- CO6: Analysis of memory technologies and operations of different semiconductor memories.

<b>M.Tech(VLSI Design)- I Semester</b>		<b>SRIT-R23</b>			
<b>Course Code</b>	<b>CMOS DIGITAL IC DESIGN</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
<b>23DVLSI102</b>		<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>To understand the fundamental properties of digital Integrated circuits using basic MOSFET equations and to develop skills for various logic circuits using CMOS related design styles.</li> <li>The course also involves analysis of performance metrics.</li> <li>To teach fundamentals of CMOS Digital integrated circuit design such as importance of Pseudo logic, Combinational MOS logic circuits and Sequential MOS logic circuits.</li> <li>To teach the fundamentals of Dynamic logic circuits and basic semiconductor memories which are the basics for the design of high performance digital integrated circuits.</li> </ul>					
<b>UNIT - I</b>					
<b>MOS Design Pseudo NMOS Logic:</b> Inverter, Inverter threshold voltage, Output high voltage, Output Low voltage, Gain at gate threshold voltage, Transient response, Rise time, Fall time, Pseudo NMOS logic gates, Transistor equivalency, CMOS Inverter logic.					
<b>UNIT - II</b>					
<b>Combinational MOS Logic Circuits:</b> MOS logic circuits with NMOS loads, Primitive CMOS logic gates–NOR & NAND gate, Complex Logic circuits design–Realizing Boolean expressions using NMOS gates and CMOS gates, AOI and OIA gates, CMOS full adder, CMOS transmission gates, Designing with Transmission gates.					
<b>UNIT - III</b>					
<b>Sequential MOS Logic Circuits:</b> Behavior of bistable elements, SR Latch, Clocked latch and flip flop circuits, CMOS D latch and edge triggered flip-flop					
<b>UNIT - IV</b>					
<b>Dynamic Logic Circuits:</b> Basic principle, Voltage Bootstrapping, Synchronous dynamic pass transistor circuits, Dynamic CMOS transmission gate logic, High performance Dynamic CMOS circuits.					
<b>UNIT - V</b>					
<b>Semiconductor Memories:</b> Types, RAM array organization, DRAM – Types, Operation, Leakage currents in DRAM cell and refresh operation, SRAM operation Leakage currents in SRAM cells, Flash Memory–NOR flash and NAND flash.					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>1. Neil Weste, David Harris, "CMOS VLSI Design: A Circuits and Systems Perspective", 4<sup>th</sup>Edition, Pearson, 2010</li> <li>2. Digital Integrated Circuit Design – Ken Martin, Oxford University Press, 2011.</li> <li>3. CMOS Digital Integrated Circuits Analysis and Design – Sung-Mo Kang, Yusuf Leblebici, TMH, 3<sup>rd</sup> Edition, 2011.</li> </ol>					
<b>Reference Books:</b>					
<ol style="list-style-type: none"> <li>1. Introduction to VLSI Systems: A Logic, Circuit and System Perspective – Ming-BO Lin, CRC Press, 2011.</li> <li>2. Digital Integrated Circuits – A Design Perspective, Jan M.Rabaey, Anantha Chandrakasan, Borivoje Nikolic, 2nd Edition, PHI.</li> </ol>					
<b>Course Outcomes:</b>					
CO1: Understand the fundamental areas of applications for the integrated Circuits					
CO2: Study and analyze the performance of CMOS Inverter circuits on the basis of their operation and working.					
CO3: Relate, compare, interpret and make the use of the best CMOS design techniques for implementation, analysis & design of Combinational MOS logic circuits.					
CO4: Relate, compare, interpret and make the use of the best CMOS design techniques for implementation, analysis & design of Sequential MOS logic circuits.					
CO5: Define, simplify & justify which dynamic logic circuit can be used investigate CMOS circuits.					
CO6: Know & tell different types of memories and compare performance evaluation of each memory modules so they can be able to think & justify how to improve performance by taking different structures.					





# Srinivasa Ramanujan Institute of Technology (AUTONOMOUS)

Rotarypuram Village, B K Samudram Mandal, Ananthapuramu - 515 701

<b>M.Tech(VLSI Design)- I Semester</b>		<b>SRIT-R23</b>			
<b>Course Code</b>	<b>MICROCHIP FABRICATION TECHNIQUES</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
<b>23DVLSI203a</b>	<b>Program Elective – I</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>Comprehend impact of semiconductor industry on the design of development of integrated circuits.</li> <li>Acquaint with clean room technology</li> <li>Understand oxidation methods, aspects of photolithography, diffusion, ion implantation techniques.</li> <li>Specify NMOS and CMOS design rules corresponding to 180nm, 90nm and 45nm technologies</li> <li>Understand packaging principles</li> </ul>					
<b>UNIT - I</b>					
<b>Introduction to Processing:</b> Overview of semiconductor industry, Stages of Manufacturing, Process and product trends, Crystal growth, Basic wafer fabrication operations, process yields, Semiconductor material preparation, Yield measurement, Contamination sources, Clean room construction.					
<b>UNIT - II</b>					
<b>Photolithography:</b> Oxidation and Photolithography, Ten step patterning process, Photoresists, physical properties of photoresists, Storage and control of photoresists, photo masking process, Hardbake, develop inspect, Dry etching Wet etching, resist stripping.					
<b>UNIT - III</b>					
<b>Diffusion &amp; Ion Implantation:</b> Doping and depositions: Diffusion process steps, deposition, Drive-in oxidation, Ion implantation-1, Ion implantation-2.					
<b>UNIT - IV</b>					
<b>Film Depositions and Growth:</b> Metallization, CVD basics, CVD process steps, Low pressure CVD systems, Plasma enhanced CVD systems, Vapour phase epitaxy, molecular beam epitaxy.					
<b>UNIT - V</b>					
<b>Yield:</b> Design rules and Scaling, BICMOS ICs: Choice of transistor types, PNP transistors, Resistors, capacitors.					
<b>Packaging:</b> Chip characteristics, package functions, package operations.					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>1. Peter Van Zant, Microchip fabrication, McGraw Hill, 1997.</li> <li>2. Plummer, J.D., Deal, M.D. and Griffin, P.B., "Silicon VLSI Technology: Fundamentals, Practice and Modeling", 3rd Ed., Prentice-Hall, 2000.</li> </ol>					
<b>Reference Books</b>					
<ol style="list-style-type: none"> <li>1. C.Y. Chang and S.M. Sze, ULSI technology, McGraw Hill, 2000</li> <li>2. S.K. Gandhi, VLSI Fabrication principles, John Wiley and Sons, NY, 1994</li> <li>3. S.M. Sze, VLSI technology, McGraw-Hill Book company, NY, 1988</li> </ol>					
<b>Course Outcomes:</b>					
CO1: Explain the basic concepts of microchip fabrication techniques CO2: Explain the stages of fabrication processing CO3: Explain the stages involved in photo lithography CO4: Illustrate the process of diffusion and implantation CO5: Illustrate the process of film depositions CO6: Explain packaging techniques and design rules					



# Srinivasa Ramanujan Institute of Technology (AUTONOMOUS)

Rotarypuram Village, B K Samudram Mandal, Ananthapuramu - 515 701

<b>M.Tech(VLSI Design)- I Semester</b>		<b>SRIT-R23</b>			
<b>Course Code</b>	<b>NANOMATERIALS AND NANOTECHNOLOGY</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
<b>23DVLSI203b</b>	<b>Program Elective – I</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>To understand the basic idea behind the design and fabrication of nano scale systems.</li> <li>To understand and formulate new engineering solutions for current problems and technologies for future applications.</li> <li>To acquire knowledge on the operation of fabrication and characterization devices to achieve precisely designed systems.</li> </ul>					
<b>UNIT - I</b>					
Introduction of nano materials and nanotechnologies, Features of nanostructures, Applications of nano materials and technologies. Nano dimensional Materials 0D, 1D, 2D structures – Size Effects – Fraction of Surface Atoms – Specific Surface Energy and Surface Stress – Effect on the Lattice Parameter – Phonon Density of States – the General Methods available for the Synthesis of Nanostructures – precipitate – reactive– hydrothermal/solvo thermal methods – suitability of such methods for scaling – potential Uses.					
<b>UNIT - II</b>					
Fundamentals of nanomaterials, Classification, Zero-dimensional nanomaterials, One-dimensional nanomaterials, Two-dimensional nano materials, three dimensional nanomaterials. Low Dimensional Nanomaterials and its Applications, Synthesis, Properties and applications of Low Dimensional Carbon-Related Nanomaterials.					
<b>UNIT - III</b>					
Micro- and Nanolithography Techniques, Emerging Applications, Introduction to Micro electro mechanical Systems (MEMS), Advantages and Challenges of MEMS, Fabrication Technologies, Surface Micromachining, Bulk Micromachining, Molding. Introduction to Nano Phonics.					
<b>UNIT - IV</b>					
Introduction, Synthesis of CNTs - Arc-discharge, Laser-ablation, Catalytic growth, Growth mechanisms of CNT"s - Multi-walled nanotubes, Single-walled nano tubes Optical properties of CNT"s, Electrical transport in perfect nanotubes, Applications as case studies. Synthesis and Applications of CNTs.					
<b>UNIT - V</b>					
Ferroelectric materials, coating, molecular electronics and Nano electronics, biological and environmental, membrane-based application, polymer-based application.					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>Kenneth J.Klabunde and Ryan M.Richards, "Nanoscale Materials in Chemistry", 2nd edition, John Wiley and Sons, 2009.</li> <li>I Gusev and A Rempel, "Nanocrystalline Materials", Cambridge International Science Publishing, 1st Indian edition by Viva Books Pvt. Ltd. 2008.</li> <li>B.S.Murty, P.Shankar, Baldev Raj, B.B.Rath, James Murday, "Nanoscience and Nanotechnology", Tata McGrawHill Education 2012.</li> </ol>					
<b>Reference Books:</b>					
<ol style="list-style-type: none"> <li>Digital Integrated Circuit Design – Ken Martin, Oxford University Press, 2011.</li> <li>Digital Integrated Circuits - A Design Perspective, Jan M.Rabaey, Anant Chandrakasan, Borivoje Nikolic, 2nd Edition, PHI.</li> </ol>					
<b>Course Outcomes:</b>					
CO1: Understand the concept of nano materials and nanotechnologies, features of nano structures, Classification of nanomaterials, Micro electro mechanical Systems (MEMS), Synthesis of CNTs, mechanisms of CNTs and Ferroelectric materials					
CO2: Explain the features of nanostructures, Applications of nano materials and technologies and Nano dimensional Materials 0D, 1D, 2D structures.					
CO3: Understand the Classification of Zero-dimensional nanomaterials, One-dimensional nanomaterials, Two-dimensional nano materials, three dimensional nanomaterials and its applications.					
CO4: Illustrate the Micro electro mechanical Systems (MEMS) and Nanolithography Techniques,					



# Srinivasa Ramanujan Institute of Technology (AUTONOMOUS)

Rotarypuram Village, B K Samudram Mandal, Ananthapuramu - 515 701

Emerging Applications, Nano Phonics.

CO5: Demonstrate the Synthesis of CNTs, mechanisms of CNT"s, Electrical transport in perfect nanotubes.

CO6: Explain the Ferroelectric materials and Nano electronics, biological, environmental, membranes.



# Srinivasa Ramanujan Institute of Technology (AUTONOMOUS)

Rotarypuram Village, B K Samudram Mandal, Ananthapuramu - 515 701

<b>M.Tech(VLSI Design)- I Semester</b>		<b>SRIT-R23</b>			
<b>Course Code</b>	<b>CAD FOR VLSI</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
<b>23DVLSI203c</b>	<b>Program Elective – I</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>To understand the various phases of CAD for digital electronic systems, from digital logic simulation to physical design, including test and verification.</li> <li>To demonstrate knowledge and understanding of fundamental concepts in CAD and to establish capability for CAD tool development and enhancement.</li> <li>To practice the application of fundamentals of VLSI technologies</li> <li>To optimize the implemented design for area, timing and power by applying suitable constraints.</li> </ul>					
<b>UNIT - I</b>					
<b>Introduction: VLSI Design Cycle, New Trends in VLSI Design Cycle, Physical Design Cycle, New Trends in Physical Design Cycle, Design Styles, System Packaging Styles.</b>					
<b>UNIT - II</b>					
<b>Partitioning: Partitioning, Pin Assignment and Placement: Partitioning – Problem formulation, Classification of Partitioning algorithms, Kernighan-Lin Algorithm, Simulated Annealing.</b>					
<b>UNIT - III</b>					
<b>Floor Planning: Floor Planning – Problem formulation, Classification of floor planning algorithms, constraint based floor planning, Rectangular Dualization, Pin Assignment – Problem formulation, Classification of pin assignment algorithms, General and channel Pin assignments.</b>					
<b>UNIT - IV</b>					
<b>Placement and Routing: Placement–Problem formulation, Classification of placement algorithms, Partitioning based placement algorithms.</b>					
<b>Global Routing and Detailed Routing: Global Routing – Problem formulation, Classification of global routing algorithms, Maze routing algorithms, Detailed Routing – Problem formulation, Classification of routing algorithms, Single layer routing algorithms.</b>					
<b>UNIT - V</b>					
<b>Physical Design Automation of FPGAs and MCMs: FPGA Technologies, Physical Design cycle for FPGAs, Partitioning, Routing – Routing Algorithm for the Non-Segmented model, Routing Algorithms for the Segmented Model; Introduction to MCM Technologies, MCM Physical Design Cycle.</b>					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>1. Algorithms for VLSI Physical Design Automation by Naveed Shervani, 3<sup>rd</sup> Edition, 2005, Springer International Edition.</li> <li>2. CMOS Digital Integrated Circuits Analysis and Design – Sung-Mo Kang, Yusuf Leblebici, TMH, 3<sup>rd</sup> Ed., 2011.</li> </ol>					
<b>Reference Books:</b>					
<ol style="list-style-type: none"> <li>1. VLSI Physical Design Automation-Theory and Practice by Sadiq M Sait, Habib Youssef, World Scientific.</li> <li>2. Algorithms for VLSI Design Automation, S. H. Gerez, 1999, Wiley student Edition, John Wiley and Sons (Asia) Pvt. Ltd.</li> <li>3. VLSI Physical Design Automation by Sung Kyu Lim, Springer International Edition</li> </ol>					
<b>Course Outcomes:</b>					



# Srinivasa Ramanujan Institute of Technology (AUTONOMOUS)

Rotarypuram Village, B K Samudram Mandal, Ananthapuramu - 515 701

- C01: Explain the various phases of CAD for digital electronic systems, from VLSI design cycle to partitioning, floor planning, and physical design Physical Design Automation of FPGAs and MCMs.
- C02: Explain the VLSI Design Cycle, New Trends in VLSI Design Cycle, Physical Design Cycle and System Packaging Styles.
- C03: Illustrate the concept of Partitioning, Pin Assignment and Placement along with Simulated Annealing.
- C04: Demonstrate the Floor Planning, Classification of floor planning algorithms and also constraint-based floor planning.
- C05: Explain the Placement, Classification of placement algorithms, Partitioning based placement algorithms and Routing, Global Routing and Detailed Routing for application of fundamentals of VLSI technologies.
- C06: Illustrate the Physical Design Automation of FPGAs, Physical Design cycle for FPGAs and MCM Physical Design Cycles.



# Srinivasa Ramanujan Institute of Technology (AUTONOMOUS)

Rotarypuram Village, B K Samudram Mandal, Ananthapuramu - 515 701

<b>M.Tech(VLSI Design)- I Semester</b>		<b>SRIT-R23</b>			
<b>Course Code</b>	<b>DEVICE MODELLING</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
<b>23DVLSI104a</b>	<b>Program Elective – II</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To understand the physics of 2-terminal MOS operation and its characteristics</li> <li>• To understand the physics of 4-terminal MOSFET operation and its characteristics.</li> <li>• To analyze the SOI MOSFET electrical characteristics.</li> </ul>					
<b>UNIT - I</b>					
2-terminal MOS device: threshold voltage modelling (ideal case as well as considering the effects of $Q_f$ , $\Phi_{ms}$ and $Dit$ .)					
<b>UNIT - II</b>					
C-V characteristics (ideal case as well as taking into account the effects of $Q_f$ , $\Phi_{ms}$ and $Dit$ ); MOS capacitor as a diagnostic tool ( measurement of non-uniform doping profile, estimation of $Q_f$ , $\Phi_{ms}$ and $Dit$ )					
<b>UNIT - III</b>					
4-terminal MOSFET: threshold voltage (considering the substrate bias); above threshold I-V modelling (SPICE level 1,2,3 and 4).					
<b>UNIT - IV</b>					
Sub threshold current model; scaling; effect of threshold tailoring implant (analytical modelling of threshold voltage using box approximation); buried channel MOSFET. Short channel, DIBL and narrow width effects; small signal analysis of MOSFETs (Meyer's model)					
<b>UNIT - V</b>					
SOI MOSFET: Basic structure; threshold voltage modelling Advanced topics: hot carriers in channel; EEPROMs; CCDs; high-K gate dielectrics.					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>1. S. M. Sze, Physics of Semiconductor Devices, (2e), Wiley Eastern, 1981.</li> <li>2. M. Lundstrom, Fundamentals of Nanotransistors, World Scientific Publishing Co Pte Ltd 2017.</li> </ol>					
<b>Reference Books</b>					
<ol style="list-style-type: none"> <li>1. Y. P. Tsividis, Operation and Modelling of the MOS Transistor, McGraw-Hill, 1987.</li> <li>2. E. Takeda, Hot-carrier Effects in MOS Transistors, Academic Press, 1995.</li> <li>3. J. P. Colinge, "FinFETs and Other Multi-Gate Transistors," Springer. 2009</li> </ol>					
<b>Course Outcomes:</b>					
<p>CO1: Describe the behavior of all components successfully.</p> <p>CO2: Understand the physics of 2-terminal MOS operation and its characteristics.</p> <p>CO3: Analyze the operation and modeling of the MOS Capacitor.</p> <p>CO4: Understand the physics of 4-terminal MOSFET operation and its characteristics.</p> <p>CO5: Understand the design elements of MOSFETs.</p> <p>CO6: Analyze the SOI MOSFET electrical characteristics.</p>					



<b>M.Tech(VLSI Design)- I Semester</b>		<b>SRIT-R23</b>			
<b>Course Code</b>	<b>FPGA ARCHITECTURES AND APPLICATIONS</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
<b>23DVLSI104b</b>	<b>Program Elective – II</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>To acquire knowledge about various architectures and device technologies of PLD's.</li> <li>To comprehend FPGA Architectures.</li> <li>To analyze System level Design and their application for Combinational and Sequential Circuits.</li> <li>To familiarize with Anti-Fuse Programmed FPGAs.</li> <li>To apply knowledge of this subject for various design applications.</li> </ul>					
<b>UNIT - I</b>					
<b>Introduction to Programmable Logic Devices:</b> Introduction, Simple Programmable Logic Devices – Read Only Memories, Programmable Logic Arrays, Programmable Array Logic, Programmable Logic Devices/Generic Array Logic; Complex Programmable Logic Devices–Architecture of Xilinx CoolRunner XCR3064XL CPLD, CPLD Implementation of a Parallel Adder with Accumulation.					
<b>UNIT - II</b>					
<b>Field Programmable Gate Arrays</b>					
<b>Field Programmable Gate Arrays:</b> Organization of FPGAs, FPGA Programming Technologies, Programmable Logic Block Architectures, Programmable Interconnects, and Programmable I/O blocks in FPGAs, Dedicated Specialized Components of FPGAs, and Applications of FPGAs.					
<b>UNIT - III</b>					
<b>SRAM Programmable FPGAs:</b> Introduction, Programming Technology, Device Architecture, the Xilinx XC2000, XC3000 and XC4000 Architectures.					
<b>UNIT - IV</b>					
<b>Anti-Fuse Programmed FPGAs:</b> Introduction, Programming Technology, Device Architecture, The Actel ACT1, ACT2 and ACT3 Architectures.					
<b>UNIT - V</b>					
<b>Design Applications:</b> General Design Issues, Counter Examples, A Fast Video Controller, A Position Tracker for a Robot Manipulator, A Fast DMA Controller, Designing Counters with ACT devices, Designing Adders and Accumulators with the ACT Architecture					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>1. Field Programmable Gate Array Technology - Stephen M. Trimberger, Springer International Edition.</li> <li>2. Digital Systems Design - Charles H. Roth Jr, Lizy Kurian John, Cengage Learning.</li> </ol>					
<b>Reference Books:</b>					
<ol style="list-style-type: none"> <li>1. Field Programmable Gate Arrays-John V. Oldfield, Richard C. Dorf, Wiley India.</li> <li>2. Digital Design Using Field Programmable Gate Arrays - Pak K. Chan/Samiha Mourad, Pearson Low Price Edition.</li> <li>3. Digital Systems Design with FPGAs and CPLDs-Ian Grout, Elsevier, Newnes.</li> <li>4. FPGA based System Design-Wayne Wolf, Prentice Hall Modern Semiconductor Design Series.</li> </ol>					
<b>Course Outcomes:</b>					
CO1: Understand the programmable logic devices, organisation of FPGAs and the role of FPGAs in real-time signal processing applications.					
CO2: Acquire knowledge about various architectures and device technologies of PLD's.					
CO3: Comprehend FPGA Architectures.					
CO4: Analyze System level Design and their application for Combinational and Sequential Circuits.					
CO5: Familiarize with Anti-Fuse Programmed FPGAs.					
CO6: Apply knowledge of this subject for various design applications.					



<b>M.Tech(VLSI Design)- I Semester</b>		<b>SRIT-R23</b>			
<b>Course Code</b>	<b>ASIC DESIGN</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
<b>23DVLSI104c</b>	<b>Program Elective – II</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>To understand different types of ASICs and their libraries.</li> <li>To understand about programmable ASICs, I/O modules and their interconnects.</li> <li>To familiarize different methods of software ASIC design their simulation, testing and construction of ASICs.</li> </ul>					
<b>UNIT - I</b>					
<b>Introduction to ASICs:</b> Types of ASICs, Design Flow, Case Study, Economics of ASICs, ASIC Cell Libraries, Transistors as resistors, Transistor Parasitic Capacitance, Logical Effort, Library Cell Design, Library Architecture, Gate-Array Design, Standard Cell Design, Data Path Cell Design.					
<b>UNIT - II</b>					
<b>Programmable ASICs and Programmable ASIC Logic Cells:</b> The Anti fuse, Static Ram, EPROM and EEPROM Technology, Practical Issues, Specifications, PREDP Benchmarks, FPGA Economics, Actel ACT, Xilinx LCA, Altera Flex, Altera Max.					
<b>UNIT - III</b>					
<b>I/O Cells and Interconnects &amp; Programmable ASIC Design Software:</b> DC Output, AC Output, DC input, AC input, Clock input, Power input, Xilinx I/O block, Other I/O Cells, Actel ACT, Xilinx LCA, Xilinx EPLD, Altera Max 5000 and 7000, Altera Max 9000, Altera FLEX, Design Systems, Logic Synthesis, The Half gate ASIC.					
<b>UNIT - IV</b>					
<b>Low Level Design Entry and Logic Synthesis:</b> Schematic Entry, Low level Design Languages, PLA Tools, EDIF, A logic synthesis example, A Comparator/MUX, Inside a Logic Synthesizer, Synthesis of Viterbi Decoder, Verilog and Logic synthesis, VHDL and Logic Synthesis, Finite State Machine Synthesis, Memory Synthesis, The Engine Controller, Performance Driven Synthesis, Optimization of the viterbi decoder.					
<b>UNIT - V</b>					
<b>Simulation, Test and ASIC Construction:</b> Types of Simulation, The Comparator/MUX Example, Logic Systems, How Logic Simulation Works, Cell Models, Delay Models, Static Timing Analysis, Formal Verification, Switch Level Simulation, Transistor Level Simulation, the importance of test, Boundary Scan Test, Faults, Faults Simulation, Automatic Test Pattern Generator, Scan Test, Built in Self-Test, A simple test Example, Physical Design, CAD Tools, System Partitioning, Estimating ASIC Size, Power Dissipation, FPGA Partitioning, Partitioning Methods					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>1. Michael John Sebastian Smith, "Application Specific Integrated Circuits", Pearson Education, 2003.</li> <li>2. L.J.Herbst, "Integrated Circuit Engineering", Oxford Science Publications, 1996.</li> </ol>					
<b>Reference Books:</b>					
<ol style="list-style-type: none"> <li>1. HimanshuBhatnagar, "Advanced ASIC Chip Synthesis using Synopsis Design Compiler", 2nd Edition, Kluwer Academic, 2001.</li> </ol>					
<b>Course Outcomes:</b>					
<p>CO1: understand different types of ASIC like Xilinx, ALTERA etc.,</p> <p>CO2: Understand the various types of Application-Specific Integrated Circuits (ASICs), including Gate-Array, Standard Cell, and Data Path Cell designs</p> <p>CO3: Understand the fundamental concepts and principles behind Programmable ASICs, including Antifuse, Static RAM, EPROM, and EEPROM technologies.</p> <p>CO4: Understand I/O Cells and Interconnects, Xilinx I/O Block and Other I/O Cells &amp; Integration of programmable ASIC design software tools into the design.</p> <p>CO5: Understand Low-Level Design Entry, Low-Level Design Languages &amp; Application of PLA Tools.</p> <p>CO6: Understand various types of simulations used in digital design &amp; the principles of FPGA partitioning.</p>					



<b>M.Tech(VLSI Design)- I Semester</b>				<b>SRIT-R23</b>			
<b>Course Code</b>	<b>CMOS ANALOG IC DESIGN LAB</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>		
<b>23DVLSI105</b>		<b>0</b>	<b>0</b>	<b>4</b>	<b>2</b>		
<b>Course Objectives:</b>							
<ul style="list-style-type: none"> <li>To explain the VLSI Design Methodologies using VLSI design tool.</li> <li>To grasp the significance of various CMOS analog circuits in full-custom IC Design flow</li> <li>To explain the Physical Verification in Layout Design</li> <li>To fully appreciate the design and analyze of analog and mixed signal simulation</li> <li>To grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation</li> </ul>							
<b>List of Experiments:</b>							
<ul style="list-style-type: none"> <li>The students are required to design and implement any <b>TEN</b> Experiments using CMOS 130nmTechnology.</li> <li>The students are required to implement LAYOUTS of any <b>SIX</b> Experiments using CMOS 130nm Technology and Compare the results with Pre-Layout Simulation.</li> </ul> <ol style="list-style-type: none"> <li>MOS Device Characterization and parametric analysis</li> <li>Common Source Amplifier</li> <li>Common Source Amplifier with source degeneration</li> <li>Cascode amplifier</li> <li>Simple current mirror</li> <li>Cascode current mirror.</li> <li>Wilson current mirror.</li> <li>Differential Amplifier</li> <li>Operational Amplifier</li> <li>Sample and Hold Circuit</li> <li>Direct-conversion ADC</li> <li>R-2R Ladder Type DAC</li> </ol>							
<b>Lab Requirements:</b>							
<b>Software:</b>							
Mentor Graphics – Pyxis Schematic, IC Station, Calibre, ELDO Simulator							
<b>Hardware:</b>							
Personal Computer with necessary peripherals, configuration and operating System.							
<b>Course Outcomes (CO):</b>							
<p>CO1: Explain the VLSI Design Methodologies using VLSI design tool.</p> <p>CO2: Grasp the significance of various CMOS analog circuits in full-custom IC Design flow</p> <p>CO3: Understand the Physical Verification in Layout Design practically.</p> <p>CO4: Fully appreciate the design and analyze of analog and mixed signal simulation</p> <p>CO5: Grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation for amplifiers, op-amp circuits and A/D and D/A converters.</p> <p>CO6: Enhance their understanding of CMOS devices and analog circuit design principles, preparing them for practical applications in the field of integrated circuit design.</p>							

<b>M.Tech(VLSI Design)- I Semester</b>				<b>SRIT-R23</b>			
<b>Course Code</b>	<b>CMOS DIGITAL IC DESIGN LAB</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>		
<b>23DVLSI106</b>		<b>0</b>	<b>0</b>	<b>4</b>	<b>2</b>		
<b>Course Objectives:</b>							
<ul style="list-style-type: none"> <li>To explain the VLSI Design Methodologies using any VLSI design tool.</li> <li>To grasp the significance of various design logic Circuits in full-custom IC Design.</li> <li>To explain the Physical Verification in Layout Extraction.</li> <li>To fully appreciate the design and analyze of CMOS Digital Circuits.</li> <li>To grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation.</li> </ul>							
<b>List of Experiments:</b>							
<p>The students are required to design and implement the Circuit and Layout of any <b>TEN</b> Experiments using CMOS 130nm Technology.</p> <ol style="list-style-type: none"> <li>Inverter Characteristics.</li> <li>NAND and NOR Gate</li> <li>XOR and XNOR Gate</li> <li>2:1 Multiplexer</li> <li>Full Adder</li> <li>RS-Latch</li> <li>Clock Divider</li> <li>JK-Flip Flop</li> <li>Synchronous Counter</li> <li>Asynchronous Counter</li> <li>Static RAM Cell</li> <li>Dynamic Logic Circuits</li> <li>Linear Feedback Shift Register</li> </ol>							
<b>Lab Requirements:</b>							
<b>Software:</b>							
Mentor Graphics Tool/ Cadence/ Synopsys/Industry Equivalent Standard Software							
<b>Hardware:</b>							
Personal Computer with necessary peripherals, configuration and operating System.							
<b>Course Outcomes:</b>							
CO1:Make use of hardware description language for the design, verification and simulation of CMOS logic gates circuits. <b>(Apply)</b>							
CO2:Make use of hardware description language for the design and simulation of CMOS combinational logic circuits. <b>(Apply)</b>							
CO3:Make use of hardware description language for the design and simulation of CMOS sequential logic circuits, Static RAM Cell, Dynamic Logic Circuits. <b>(Apply)</b>							
CO4:Explain the CMOS Digital Design Methodologies using any VLSI design tool. (Understand)							
CO5:Develop the Design and simulation of various digital logic Circuits in full-custom IC Design that involves recognizing their pivotal role in shaping the circuit's functionality. <b>(Apply)</b>							
CO6:Explain the Physical Verification in Layout Extraction and fully appreciate the design and analyze of CMOS Digital Circuits. <b>(Understand)</b>							



# Srinivasa Ramanujan Institute of Technology (AUTONOMOUS)

Rotarypuram Village, B K Samudram Mandal, Ananthapuramu - 515 701

<b>M.Tech(VLSI Design)- I Semester</b>		<b>SRIT-R23</b>			
<b>Course Code</b>	<b>RESEARCH METHODOLOGY AND IPR</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
<b>23DRM101</b>		<b>2</b>	<b>0</b>	<b>0</b>	<b>2</b>
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>Identify an appropriate research problem in their interesting domain.</li> <li>Understand ethical issues understand the Preparation of a research project thesis report.</li> <li>Understand the Preparation of a research project thesis report</li> <li>Understand the law of patent and copyrights.</li> <li>Understand the Adequate knowledge on IPR</li> </ul>					
<b>UNIT - I</b>					
Meaning of research problem, Sources of research problem, Criteria Characteristics of a good research problem, Errors in selecting a research problem, scope, and objectives of research problem. Approaches of investigation of solutions for research problem, data collection, analysis, interpretation, Necessary instrumentations.					
<b>UNIT - II</b>					
Effective literature studies approaches, analysis Plagiarism, Research ethics, Effective technical writing, howto write report, Paper Developing a Research Proposal, Format of research proposal, a presentation and assessment by a review committee.					
<b>UNIT - III</b>					
Nature of Intellectual Property: Patents, Designs, Trade and Copyright. Process of Patenting and Development: technological research, innovation, patenting, development. International Scenario: International cooperation on Intellectual Property. Procedure for grants of patents, Patenting under PCT.					
<b>UNIT - IV</b>					
Patent Rights: Scope of Patent Rights. Licensing and transfer of technology. Patent information and databases.Geographical Indications.					
<b>UNIT - V</b>					
New Developments in IPR: Administration of Patent System. New developments in IPR; IPR of Biological Systems, Computer Software etc. Traditional knowledge Case Studies, IPR and IITs.					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>Stuart Melville and Wayne Goddard, "Research methodology: an introduction for science &amp;engineering students"</li> <li>Wayne Goddard and Stuart Melville, "Research Methodology: An Introduction"</li> </ol>					
<b>Reference Books:</b>					
<ol style="list-style-type: none"> <li>Ranjit Kumar, 2nd Edition, "Research Methodology: A Step by Step Guide forbeginners"</li> <li>Halbert, "Resisting Intellectual Property", Taylor &amp; Francis Ltd ,2007.</li> <li>Mayall, "Industrial Design", McGraw Hill, 1992.</li> <li>Niebel, "Product Design", McGraw Hill, 1974.</li> <li>Asimov, "Introduction to Design", Prentice Hall, 1962.</li> <li>Robert P. Merges, Peter S. Menell, Mark A. Lemley, "Intellectual Property in NewTechnological Age", 2016.</li> </ol>					
<b>Course Outcomes:</b>					
CO1: Develop a comprehensive understanding of research methodology, intellectual property rights and their applications in diverse fields.					
CO2: select appropriate approaches for investigating and solving research problems, including data collection, analysis, and interpretation techniques.					
CO3: develop a well-structured research proposal, including its format, and present and defend it in front of a review committee.					
CO4: Analyse the international scenario of intellectual property, understanding the importance of global collaboration in this field.					
CO5: Analyse licensing and technology transfer processes, understanding their role in the commercialization of intellectual property.					
CO6: Analyse case studies related to traditional knowledge and IPR, understanding its implications on educational and research institutions, specifically IITs.					

<b>M.Tech(VLSI Design)- II Semester</b>		<b>SRIT-R23</b>			
<b>Course Code</b>	<b>CMOS MIXED SIGNAL IC DESIGN</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
<b>23DVLSI201</b>		<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>To demonstrate first order filter with least interference</li> <li>To extend the concept of phase locked loop for designing PLL application with minimum jitter by considering non ideal effects.</li> <li>To design different A/D, D/A, modulators, demodulators and different filter for real time applications</li> </ul>					
<b>UNIT - I</b>					
<b>Switched Capacitor Circuits:</b> Introduction to Switched Capacitor circuits- basic building blocks, Operation and Analysis, Non-ideal effects in switched capacitor circuits, Switched capacitor integrators, first order filters, Switch sharing, biquad filters.					
<b>UNIT - II</b>					
<b>Phased Lock Loop (PLL) :</b> Basic PLL topology, Dynamics of simple PLL, Charge pump PLLs- Lock acquisition, Phase/Frequency detector and charge pump, Basic charge pump PLL, Non-ideal effects in PLLs- PFD/CP non-idealities, Jitter in PLLs, Delay locked loops, applications					
<b>UNIT - III</b>					
<b>Data Converter:</b> Fundamentals DC and dynamic specifications, Quantization noise, Nyquist rate D/A converters- Decoder based converters, Binary-Scaled converters, Thermometer-code converters, Hybrid converters					
<b>UNIT - IV</b>					
<b>A to D Converters:</b> Nyquist Rate A/D Converters Successive approximation converters, Flash converter, Two-step A/D converters, Interpolating A/D converters, Folding A/D converters, Pipelined A/D converters, Sigma Delta A/D converters, Time- interleaved converters.					
<b>UNIT - V</b>					
<b>Oversampling Converters:</b> Noise shaping modulators, Decimating filters and interpolating filters, Higher order modulators, Delta sigma modulators with multi bit quantizers, Delta sigma D/A					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>Design of Analog CMOS Integrated Circuits- Behzad Razavi, TMH Edition, 2002.</li> <li>CMOS Analog Circuit Design - Philip E. Allen and Douglas R. Holberg, Oxford University Press, International Second Edition/Indian Edition, 2010.</li> <li>Analog Integrated Circuit Design- David A. Johns, Ken Martin, Wiley Student Edition, 2013.</li> </ol>					
<b>Reference Books:</b>					
<ol style="list-style-type: none"> <li>CMOS Integrated Analog-to- Digital and Digital-to-Analog converters- Rudy Van De Plassche, Kluwer Academic Publishers, 2003.</li> <li>Understanding Delta-Sigma Data converters-Richard Schreier, Wiley Inter science, 2005.</li> <li>CMOS Mixed-Signal Circuit Design - R. Jacob Baker, Wiley Interscience, 2009.</li> </ol>					
<b>Course Outcomes:</b>					
<p>CO1: Explain the basic concepts of CMOS Mixed signal IC Design</p> <p>CO2: Illustrate the operation and characteristic analysis of switched capacitor circuits</p> <p>CO3: Explain the working of phase locked loop and its types</p> <p>CO4: Illustrate the types of converters with their specifications</p> <p>CO5: Explain the working of A to D converter models</p> <p>CO6: Classify the types of oversampling converters</p>					



<b>M.Tech(VLSI Design)- II Semester</b>		<b>SRIT-R23</b>			
<b>Course Code</b>	<b>PHYSICAL DESIGN AUTOMATION</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
<b>23DVLSI202</b>		<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>To understand relation between automation algorithms and constraints posed by VLSI technology.</li> <li>To adopt algorithms to meet critical design parameters.</li> <li>To design area efficient logics by employing different routing algorithms and shape functions.</li> <li>To simulate and synthesis different combinational and sequential logics.</li> </ul>					
<b>UNIT - I</b>					
<b>VLSI Design Automation Tools:</b> Algorithms and system design, Structural and logic design, Transistor level design, Layout design, Verification methods, Design management tools.					
<b>UNIT - II</b>					
<b>Layout:</b> Compaction, placement and routing, Design rules, symbolic layout, Applications of compaction. Formulation methods, Algorithms for constrained graph compaction, Circuit representation, Wire length estimation, Placement algorithms, Partitioning algorithms.					
<b>UNIT - III</b>					
<b>Floor planning and routing:</b> Floor planning concepts, Shape functions and floor planning sizing, Local routing, Area routing, Channel routing, global routing and its algorithms.					
<b>UNIT - IV</b>					
<b>Simulation and Logic Synthesis:</b> Gate level and switch level modeling and simulation, Introduction to combinational logic synthesis, ROBDD principles, implementation, construction and manipulation, two level logic synthesis.					
<b>UNIT - V</b>					
<b>High-Level Synthesis:</b> Hardware model for high level synthesis, internal representation of input algorithms, Allocation, assignment and scheduling, scheduling algorithms, Aspects of assignment, High level transformations.					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>1. S.H. Gerez, Algorithms for VLSI Design Automation, John Wiley, 1998.</li> <li>2. N.A. Sherwani, Algorithms for VLSI Physical Design Automation, (3/e), Kluwer, 1999.</li> </ol>					
<b>Reference Books:</b>					
<ol style="list-style-type: none"> <li>1. S.M. Sait, H. Youssef, VLSI Physical Design Automation, World scientific, 1999.</li> <li>2. M. Sarrafzadeh, Introduction to VLSI Physical Design, McGraw Hill (IE), 1996</li> </ol>					
<b>Course Outcomes:</b>					
CO1: Describe the automation process for VLSI system design . CO2: Understand of VLSI Design Automation. CO3: Acquire knowledge about CAD tools used for VLSI design. CO4: Able to understanding Algorithms for VLSI Design Automation. CO5: Able to gather knowledge of High-Level Synthesis. CO6: Understand Timing Analysis					

<b>M.Tech(VLSI Design)- II Semester</b>		<b>SRIT-R23</b>			
<b>Course Code</b>	<b>SoC TESTING AND VERIFICATION</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
<b>23DVLSI203a</b>	<b>Program Elective – III</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>To understand the concepts of faults and testing in SoC</li> <li>To implement the faults using simulation tools</li> <li>To analyze BIST systems</li> </ul>					
<b>UNIT - I</b>					
<b>Introduction to Testing:</b> Testing Philosophy, Role of Testing, Digital and Analog VLSI Testing, VLSI Technology Trends affecting Testing, Types of Testing, Fault Modeling: Defects, Errors and Faults, Functional Versus Structural Testing, Levels of Fault Models, Single Stuck-at Fault.					
<b>UNIT - II</b>					
<b>Logic and Fault Simulation:</b> Simulation for Design Verification and Test Evaluation, Modeling Circuits for Simulation, Algorithms for True-value Simulation, Algorithms for Fault Simulation.					
<b>UNIT - III</b>					
<b>Testability Measures:</b> SCOAP Controllability and Observability, High Level Testability Measures, Digital DFT and Scan Design: Ad-Hoc DFT Methods, Scan Design, Partial-Scan Design, Variations of Scan.					
<b>UNIT - IV</b>					
<b>Built-In Self-Test:</b> The Economic Case for BIST, Random Logic BIST: Definitions, BIST Process, Pattern Generation, Response Compaction, Built-In Logic Block Observers, Test-Per-Clock, Test-Per-Scan BIST Systems, Circular Self-Test Path System, Memory BIST, Delay Fault BIST.					
<b>UNIT - V</b>					
<b>Boundary Scan Standard:</b> Motivation, System Configuration with Boundary Scan: TAP Controller and Port, Boundary Scan Test Instructions, Pin Constraints of the Standard, Boundary Scan Description Language: BSDL Description Components, Pin Descriptions.					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>M.L. Bushnell, V. D. Agrawal, "Essentials of Electronic Testing for Digital, Memory and Mixed Signal VLSI Circuits", Kluwer Academic Publishers.</li> <li>M. Abramovici, M.A. Breuer and A.D. Friedman, "Digital Systems and Testable Design", Jaico Publishing House.</li> </ol>					
<b>Reference Books:</b>					
<ol style="list-style-type: none"> <li>P.K. Lala, "Digital Circuits Testing and Testability", Academic Press.</li> </ol>					
<b>Course Outcomes:</b>					
<p>CO1: Prepare to tackle testing and verification challenges in modern SoC design, facilitating the creation of dependable and high-performance integrated circuits.</p> <p>CO2: Develop the foundational knowledge and analytical skills essential for effective testing in the domain of VLSI..</p> <p>CO3: Develop the simulation techniques for verifying SoC designs and evaluating test effectiveness.</p> <p>CO4: Develop the testability measures, with a focus on SCOAP, controllability, and observability in the context of SoC design.</p> <p>CO5: Understand the design and operation of test-per-clock and test-per-scan BIST systems in the context of SoC testing.</p> <p>CO6: Learn how to use boundary scan test instructions and navigate pin constraints specific to SoC design.</p>					

<b>M.Tech(VLSI Design)- II Semester</b>		<b>SRIT-R23</b>			
<b>Course Code</b>	<b>SEMICONDUCTOR MEMORY DESIGN AND TESTING</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
<b>23DVLSI203b</b>	<b>Program Elective – III</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>To understand different types of memories, their architectural and different packing techniques of memories.</li> <li>To build fault models for memory testing.</li> <li>To analyze different parameters that lead malfunctioning of memories.</li> <li>To design reliable memories with efficient architecture to improve processes times and power.</li> </ul>					
<b>UNIT - I</b>					
<b>Random Access Memory Technologies: SRAM</b> – SRAM Cell structures, MOS SRAM Architecture, MOS SRAM cell and peripheral circuit operation, Bipolar SRAM technologies, SOI technology, Advanced SRAM architectures and technologies, Application specific SRAMs, DRAM – DRAM technology development, CMOS DRAM, DRAM cell theory and advanced cell structures, BICMOS DRAM, soft error failure in DRAM, Advanced DRAM design and architecture, Application specific DRAM.					
<b>UNIT - II</b>					
<b>Non-volatile Memories:</b> Masked ROMs, High density ROM, PROM, Bipolar ROM, CMOS PROMS, EPROM, Floating gate EPROM cell, One-time programmable EPROM, EEPROM, EEPROM technology and architecture, Non-volatile SRAM, Flash Memories (EPROM or EEPROM), advanced Flash memory architecture					
<b>UNIT - III</b>					
<b>Memory Fault Modeling Testing and Memory Design for Testability and Fault Tolerance:</b> RAM fault modeling, Electrical testing, Pseudo Random testing, Megabit DRAM Testing, non-volatile memory modeling and testing, IDDQ fault modeling and testing, Application specific memory testing, RAM fault modeling, BIST techniques for memory.					
<b>UNIT - IV</b>					
<b>Semiconductor Memory Reliability and Radiation Effects:</b> General reliability issues RAM failure modes and mechanism, Non-volatile memory reliability, reliability modeling and failure rate prediction, Design for Reliability, Reliability Test Structures, Reliability Screening and qualification, Radiation effects, Single Event Phenomenon (SEP), Radiation Hardening techniques, Radiation Hardening Process and Design Issues, Radiation Hardened Memory characteristics, Radiation Hardness Assurance and Testing, Radiation Dosimetry, Water Level Radiation Testing and Test structures.					
<b>UNIT - V</b>					
<b>Advanced Memory Technologies and High-density Memory Packing Technologies</b> Ferroelectric RAMs (FRAMs), GaAs FRAMs, Analog memories, magneto resistive RAMs (MRAMs), Experimental memory devices, Memory Hybrids and MCMs (2D), Memory Stacks and MCMs (3D), Memory MCM testing and reliability issues, Memory cards, High Density Memory Packaging Future Directions.					



# Srinivasa Ramanujan Institute of Technology (AUTONOMOUS)

Rotarypuram Village, B K Samudram Mandal, Ananthapuramu - 515 701

**Textbooks:**

1. Semiconductor Memories Technology – Ashok K. Sharma, 2002, Wiley.
2. Advanced Semiconductor Memories – Architecture, Design and Applications - Ashok K. Sharma, 2002, Wiley.

**Reference Books:**

1. Modern Semiconductor Devices for Integrated Circuits – Chenming C Hu, First Edition. Prentice all.

**Course Outcomes:**

CO1: Understand the different testing and design methodologies of semiconductor memory.

CO2: Get complete knowledge regarding different types of memories, their architectural and different packing techniques of memories.

CO3: Build fault models for memory testing.

CO4: Analyze different parameters that lead malfunctioning of memories.

CO5: Design reliable memories with efficient architecture to improve processes times and power.

CO6: Analysis of memory technologies and operations of different semiconductor memories.





<b>M.Tech(VLSI Design)- II Semester</b>		<b>SRIT-R23</b>			
<b>Course Code</b>	<b>MEMS SYSTEM DESIGN</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
<b>23DVLSI203c</b>	<b>Program Elective – III</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>To understand the basic concepts of MEMS technology and working of MEMS devices.</li> <li>To understand and select different materials for current MEMS devices and competing technologies for future applications.</li> <li>To understand the concepts of fabrication process of MEMS, Design and Packaging Methodology.</li> <li>To analyze the various fabrication techniques in the manufacturing of MEMS Devices.</li> </ul>					
<b>UNIT - I</b>					
<b>Introduction to MEMS:</b> Introduction to MEMS & Real world Sensor/Actuator examples (DMD, Air-bag, pressure sensors).MEMS Sensors in Internet of Things (IoT), Bio-Medical Applications					
<b>UNIT - II</b>					
<b>MEMS Materials and Their Properties:</b> Materials (eg. Si, SiO <sub>2</sub> , SiN, Cr, Au, Ti, SU8, PMMA, Pt); Important properties: Young modulus, Poisson's ratio, density, piezo-resistive coefficients, TCR,Thermal Conductivity, Material Structure. Understanding Selection of materials based on applications.					
<b>UNIT - III</b>					
<b>MEMS Fab Processes – 1:</b> Understanding MEMS Processes & Process parameters for: Cleaning, Growth & Deposition, Ion Implantation & Diffusion, Annealing, Lithography. Understanding selection of Fab processes based on Applications.					
<b>UNIT - IV</b>					
<b>MEMS Fab Processes – 2:</b> Understanding MEMS Processes & Process parameters for: Wet & Dry etching, Bulk& Surface Micromachining, Die, Wire& Wafer Bonding, Dicing, Packaging. Understanding selection of Fab processes based on Applications.					
<b>UNIT - V</b>					
<b>MEMS Devices:</b> Architecture, working and basic quantitative behaviour of Cantilevers, Micro heaters, Accelerometers, Pressure Sensors, Micro mirrors in DMD, Inkjet printer-head. Understanding steps involved in Fabricating above devices.					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>1. An Introduction to Micro electromechanical Systems Engineering; 2nd Edition by N.Maluf, K Williams; Publisher: Artech House Inc</li> <li>2. Practical MEMS - by Ville Kaajakari; Publisher: Small Gear Publishing</li> <li>3. Micro system Design - by S. Senturia; Publisher: Springer</li> </ol>					
<b>Reference Books:</b>					
<ol style="list-style-type: none"> <li>1. Analysis and Design Principles of MEMS Devices –Minhang Bao; Publisher: Elsevier Science.</li> <li>2. Fundamentals of Micro fabrication - by M. Madou; Publisher: CRC Press; 2nd edition</li> <li>3. Micro Electro Mechanical System Design - by J. Allen; Publisher: CRC Press 4.</li> <li>4. Micro machined Transducers Sourcebook - by G. Kovacs; Publisher: McGraw-Hill.</li> </ol>					
<b>Course Outcomes:</b>					
<p>CO1: Explain the basic concepts of MEMS, MEMS Material Properties, MEMS Fab Processes and MEMS Devices.</p> <p>CO2: Illustrate the MEMS Sensors in Internet of Things (IoT) and Bio-Medical Applications</p> <p>CO3: Classify the different materials and their properties for current MEMS devices and competing technologies for future applications.</p> <p>CO4: Demonstrate the concepts of fabrication process of MEMS, design and Packaging Methodology.</p> <p>CO5: Explain the various fabrication techniques in the manufacturing of MEMS Devices.</p> <p>CO6: Illustrate the Architecture, working and basic quantitative behavior of Cantilevers and Micro mirrors in DMD.</p>					

<b>M.Tech(VLSI Design)- II Semester</b>		<b>SRIT-R23</b>			
<b>Course Code</b>	<b>LOW POWER VLSI DESIGN</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
<b>23DVLSI204a</b>	<b>Program Elective – IV</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>To understand the concepts of velocity saturation, Impact Ionization and Hot Electron Effect</li> <li>To implement Low power design approaches for system level and circuit level measures.</li> <li>To design low power adders, multipliers and memories for efficient design of systems.</li> </ul>					
<b>UNIT - I</b>					
<b>Fundamentals:</b> Need for Low Power Circuit Design, Sources of Power Dissipation – Static and Dynamic Power Dissipation, Short Circuit Power Dissipation, Glitching Power Dissipation, Short Channel Effects – Drain Induced Barrier Lowering and Punch Through, Surface Scattering, Velocity Saturation, Impact Ionization, Hot Electron Effect.					
<b>UNIT - II</b>					
<b>Low-Power Design Approaches:</b> Low-Power Design through Voltage Scaling – VTCMOS circuits, MTCMOS circuits, Architectural Level Approach–Pipelining and Parallel Processing Approaches. Switched Capacitance Minimization Approaches: System Level Measures, Circuit Level Measures, Mask level Measures.					
<b>UNIT - III</b>					
<b>Low-Voltage Low-Power Adders:</b> Introduction, Standard Adder Cells, CMOS Adder's Architectures – Ripple Carry Adders, Carry Look Ahead Adders, Carry Select Adders, Carry Save Adders, Low-Voltage Low-Power Design Techniques – Trends of Technology and Power Supply Voltage, Low-Voltage Low-Power Logic Styles.					
<b>UNIT - IV</b>					
<b>Low-Voltage Low-Power Multipliers:</b> Introduction, Overview of Multiplication, Types of Multiplier Architectures, Braun Multiplier, Baugh Wooley Multiplier, Booth Multiplier, Introduction to Wallace Tree Multiplier.					
<b>UNIT - V</b>					
<b>Low-Voltage Low-Power Memories:</b> Basics of ROM, Low-Power ROM Technology, Future Trend and Development of ROMs, Basics of SRAM, Memory Cell, Precharge and Equalization Circuit, Low-Power SRAM Technologies, Basics of DRAM, Self-Refresh Circuit, Future Trend and Development of DRAM.					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>CMOS Digital Integrated Circuits – Analysis and Design – Sung-Mo Kang, Yusuf Leblebici, TMH, 2011.</li> <li>Low-Voltage, Low-Power VLSI Subsystems – Kiat-Seng Yeo, Kaushik Roy, TMH Professional Engineering.</li> </ol>					
<b>Reference Books:</b>					
<ol style="list-style-type: none"> <li>Introduction to VLSI Systems: A Logic, Circuit and System Perspective – Ming-BO Lin, CRC Press, 2011.</li> <li>Low Power CMOS Design – AnanthaChandrasekaran, IEEE Press/Wiley International, 1998.</li> <li>Low Power CMOS VLSI Circuit Design – Kaushik Roy, Sharat C. Prasad, John Wiley &amp; Sons, 2000.</li> </ol>					
<b>Course Outcomes:</b>					
CO1: understand the low-power VLSI circuit design fundamental principles, techniques, low power design approaches, Low-Voltage Low-Power Adders, Low-Voltage Low-Power Multipliers and Low-Voltage Low-Power Memories.					
CO2: significance of low-power circuit design and its applications, static and dynamic power dissipation sources and short channel effects.					
CO3: Implement the low power circuits through Voltage Scaling Techniques, Architectural Level Approaches and to minimize the switched capacitance.					
CO4: Design the Low-Voltage Low-Power Adders through standard adder cell and technological trends for power supply voltage.					
CO5: Analyse the Low-Voltage Low-Power Multipliers through different multiplier architectures and					



# Srinivasa Ramanujan Institute of Technology (AUTONOMOUS)

Rotarypuram Village, B K Samudram Mandal, Ananthapuramu - 515 701

---

Wallace Tree Multiplier.  
CO6: analyse the design procedure for ROM,SRAM and DRAM circuits.



<b>M.Tech(VLSI Design)- II Semester</b>		<b>SRIT-R23</b>			
<b>Course Code</b>	<b>IOT AND ITS APPLICATIONS</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
<b>23DVLSI204b</b>	<b>Program Elective – IV</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To apply the Knowledge in IOT Technologies and Data management.</li> <li>• To determine the values chains Perspective of M2M to IOT.</li> <li>• To implement the state of the Architecture of an IOT.</li> <li>• To compare IOT Applications in Industrial &amp; real world.</li> <li>• To demonstrate knowledge and understand the security and ethical issues of an IOT.</li> </ul>					
<b>UNIT - I</b>					
<p><b>Fundamentals of IoT:</b> Evolution of Internet of Things, Enabling Technologies, IoT Architectures, one M2M, IoT World Forum (IoTWF) and Alternative IoT models, Simplified IoT Architecture and Core IoT Functional Stack, Fog, Edge and Cloud in IoT, Functional blocks of an IoT ecosystem, Sensors, Actuators, Smart Objects and Connecting Smart Objects.</p> <p>IoT Platform overview: Overview of IoT supported Hardware platforms such as: Raspberry pi, ARM Cortex Processors, Arduino and Intel Galileo boards.</p>					
<b>UNIT - II</b>					
<p><b>IoT Protocols:</b> IT Access Technologies: Physical and MAC layers, topology and Security of IEEE 802.15.4, 802.15.4g, 802.15.4e, 1901.2a, 802.11ah and Lora WAN, Network Layer: IP versions, Constrained Nodes and Constrained Networks, Optimizing IP for IoT: From 6LoWPAN to 6Lo, Routing over Low Power and Lossy Networks, Application Transport Methods: Supervisory Control and Data Acquisition, Application Layer Protocols: CoAP and MQTT.</p>					
<b>UNIT - III</b>					
<p><b>Design and Development:</b> Design Methodology, Embedded computing logic, Microcontroller, System on Chips, IoT system building blocks, Arduino, Board details, IDE programming, Raspberry Pi, Interfaces and Raspberry Pi with Python Programming.</p>					
<b>UNIT - IV</b>					
<p><b>Data Analytics and Supporting Services:</b> Structured Vs Unstructured Data and Data in Motion Vs Data in Rest, Role of Machine Learning – No SQL Databases, Hadoop Ecosystem, Apache Kafka, Apache Spark, Edge Streaming Analytics and Network Analytics, Xively Cloud for IoT, Python Web Application Framework, Django, AWS for IoT, System Management with NETCONF-YANG.</p>					
<b>UNIT - V</b>					
<p><b>Case Studies/Industrial Applications:</b> IoT applications in home, infrastructures, buildings, security, Industries, Home appliances, other IoT electronic equipment's. Use of Big Data and Visualization in IoT, Industry 4.0 concepts. Sensors and sensor Node and interfacing using any Embedded targetboards (Raspberry Pi / Intel Galileo/ARM Cortex/ Arduino).</p>					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>1. IoT Fundamentals: Networking Technologies, Protocols and Use Cases for Internet of Things, David Hanes, Gonzalo Salgueiro, Patrick Grossetete, Rob Barton and Jerome Henry, Cisco Press, 2017.</li> <li>2. Internet of Things – A hands-on approach, ArshdeepBahga, Vijay Madiseti, Universities Press, 2015</li> </ol>					

**Reference Books:**

1. The Internet of Things – Key applications and Protocols, Olivier Hersent, David Boswarthick, Omar Elloumi and Wiley, 2012 (for Unit 2).
2. "From Machine-to-Machine to the Internet of Things – Introduction to a New Age of Intelligence", Jan Holler, VlasiosTsiatsis, Catherine Mulligan, Stamatis, Karnouskos, Stefan Avesand. David Boyle and Elsevier, 2014.
3. Architecting the Internet of Things, Dieter Uckelmann, Mark Harrison, Michahelles and Florian (Eds), Springer, 2011.

**Course Outcomes:**

- CO1: Discuss the Fundamentals concepts used in IoT Technologies. (Understand)
- CO2: Explain the Architecture of an IoT with IoT interdependence Technologies and IoT hardware Platforms. (Understand)
- CO3: Interpret the networking concepts and protocols involved in IoT development. (Understand)
- CO4: Make use of the Arduino and RaspberryPi on-chip peripherals for configuring and programming to implement IoT applications. (Apply)
- CO5: Explain the Data Analytics and Supporting cloud Services in Data management for IoT :Applications and its security. (Understand)
- CO6: Compare the IoT Applications in Industrial and real world. (Understand)



<b>M.Tech(VLSI Design)- II Semester</b>			<b>SRIT-R23</b>			
<b>Course Code</b>	<b>VLSI SIGNAL PROCESSING</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>	
<b>23DVLSI204c</b>	<b>Program Elective – IV</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>	
<b>Course Objectives:</b>						
<ul style="list-style-type: none"> <li>• To study the existing architectures suitable for VLSI.</li> <li>• To understand the concepts of folding and unfolding algorithms and applications.</li> <li>• To design new architectures suitable for VLSI.</li> <li>• To implement fast convolution algorithms.</li> </ul>						
<b>UNIT - I</b>						
<b>Introduction to DSP:</b> Typical DSP algorithms, DSP algorithms benefits, Representation of DSP algorithms Pipelining and Parallel Processing Introduction, Pipelining of FIR Digital filters, Parallel Processing, Pipelining and Parallel Processing for Low Power Retiming Introduction, Definitions and Properties, Solving System of Inequalities, Retiming Techniques						
<b>UNIT - II</b>						
<b>Folding and Unfolding:</b> Folding- Introduction, Folding Transform, register minimization Techniques, register minimization in folded architectures, folding of Multirate systems Unfolding- Introduction, An Algorithm for Unfolding, Properties of Unfolding, critical Path, Unfolding and Retiming, Applications of Unfolding.						
<b>UNIT - III</b>						
<b>Systolic Architecture Design:</b> Introduction, Systolic Array Design Methodology, FIR Systolic Arrays, Selection of Scheduling Vector, Matrix Multiplication and 2D Systolic Array Design, Systolic Design for Space Representations contain Delays.						
<b>UNIT - IV</b>						
<b>Fast Convolution:</b> Introduction – Cook - Toom Algorithm – Winograd algorithm – Iterated Convolution – Cyclic Convolution – Design of Fast Convolution algorithm by Inspection						
<b>UNIT - V</b>						
<b>Low Power Design:</b> Digital lattice filter structures, bit level arithmetic, architecture, redundant arithmetic. Numerical strength reduction, synchronous, wave and asynchronous pipe lines, Scaling Vs Power Consumption, Power Analysis, Power Reduction techniques, Power Estimation Approaches						
<b>Textbooks:</b>						
<ol style="list-style-type: none"> <li>1. Keshab K. Parthi, VLSI Digital Signal Processing- System Design and Implementation, Wiley Inter Science, 1998.</li> <li>2. Kung S. Y, H. J. While House, T. Kailath ,VLSI and Modern Signal processing , Prentice Hall, 1985.</li> </ol>						
<b>Reference Books</b>						
<ol style="list-style-type: none"> <li>1. Jose E. France, Yannis Tsividis, Design of Analog – Digital VLSI Circuits for Telecommunications and Signal Processing , Prentice Hall, 1994.</li> <li>2. Mediseti V. K ,VLSI Digital Signal Processing , IEEE Press (NY), 1995</li> </ol>						
<b>Course Outcomes:</b>						
CO1:acquired the knowledge and skills needed to effectively design, analyze, and optimize digital signal processing systems with a focus on low-power considerations.						
CO2: Demonstrate the ability to represent DSP algorithms, ensuring clarity and precision in their description.						
CO3: Develop folding transform, register minimization techniques, algorithms for unfolding and retiming methods for solving system inequalities.						
CO4: Analyse the principles of systolic array design for FIR filters and space representations containing delays.						
CO5: Develop fast convolution algorithms through inspection, showcasing their ability to optimize convolution processes.						
CO6: analyse the architecture and applications of digital lattice filter structures, demonstrating their understanding of bit-level arithmetic and redundant arithmetic.						

<b>M.Tech(VLSI Design)- II Semester</b>		<b>SRIT-R23</b>			
<b>Course Code</b>	<b>CMOS MIXED SIGNAL IC DESIGN LAB</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
<b>23DVLSI205</b>		<b>0</b>	<b>0</b>	<b>4</b>	<b>2</b>
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>To design and simulate op-amp for given specifications</li> <li>To design and simulate data converter for given specifications</li> <li>To design and simulate PLL and VCO for given specifications</li> <li>To understand the Significance of Pre-Layout Simulation and Post-Layout Simulation.</li> </ul>					
<b>List of Experiments:</b>					
<p>The students are required to design and implement the Circuit and Layout of the following Experiments using CMOS 130nm Technology.</p> <p><b>Cycle 1:</b></p> <ol style="list-style-type: none"> <li>1) Fully compensated op-amp with resistor and miller compensation</li> <li>2) High speed comparator design               <ol style="list-style-type: none"> <li>a. Two stage cross coupled clamped comparator</li> <li>b. Strobed Flip-flop</li> </ol> </li> <li>3) Data converter</li> </ol> <p><b>Cycle 2:</b></p> <ol style="list-style-type: none"> <li>1) Switched capacitor circuits               <ol style="list-style-type: none"> <li>a. Parasitic sensitive integrator</li> <li>b. Parasitic insensitive integrator</li> </ol> </li> <li>2) Design of PLL</li> <li>3) Design of VCO</li> <li>4) Band gap reference circuit</li> <li>5) Layouts of All the circuits Designed and Simulated</li> </ol> <p><b>Software:</b> Mentor Graphics/ Cadence/ Tanner/Industry Equivalent Standard Software Tools</p> <p><b>Hardware:</b> Personal Computer with necessary peripherals, configuration and operating System.</p>					
<b>References:</b>					
<ol style="list-style-type: none"> <li>1. David A Johns, Ken Martin, Analog Integrated Circuit Design, Wiley, 2008.</li> <li>2. R. Gregorian and G.C Ternes, Analog MOS Integrated Circuits for Signal Processing, Wiley, 1986.</li> <li>3. Roubik Gregorian, Introduction to CMOS Op-Amp and Comparators, Wiley, 1999.</li> <li>4. Alan Hastlings, The art of Analog Layout, Wiley, 2005.</li> </ol>					
<b>Course Outcomes (CO):</b>					
<p>CO1: Acquire hands-on experience in designing and implementing advanced circuits using CMOS 130nm technology.</p> <p>CO2: Design and simulate op-amp for given specifications</p> <p>CO3: Design and simulate data converter for given specifications</p> <p>CO4: Design and simulate PLL and VCO for given specifications</p> <p>CO5: Understand the Significance of Pre-Layout Simulation and Post-Layout Simulation.</p> <p>CO6: Draw layout designs for all circuits developed and simulated during the experiments</p>					

<b>M.Tech(VLSI Design)- II Semester</b>		<b>SRIT-R23</b>			
<b>Course Code</b>	<b>PHYSICAL DESIGN AUTOMATION LAB</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
<b>23DVLSI206</b>		<b>0</b>	<b>0</b>	<b>4</b>	<b>2</b>
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To learn the implementation of different Physical Design Automation algorithms</li> <li>• To implement different graph algorithms</li> <li>• To implement different partitioning algorithms</li> <li>• To implement different floor planning algorithms</li> <li>• To implement different routing algorithms</li> </ul>					
<b>List of Experiments:</b>					
<b>Cycle 1:</b>					
1) Graph algorithms <ol style="list-style-type: none"> <li>a) Graph search algorithms               <ol style="list-style-type: none"> <li>i. Depth first search</li> <li>ii. Breadth first search</li> </ol> </li> <li>b) Spanning tree algorithm               <ol style="list-style-type: none"> <li>i. Kruskal"s algorithm</li> </ol> </li> <li>c) Shortest path algorithm               <ol style="list-style-type: none"> <li>i. Dijkstra algorithm</li> <li>ii. Floyd- Warshall algorithm</li> </ol> </li> <li>d) Steiner tree algorithm</li> </ol> 2) Computational geometry algorithm <ol style="list-style-type: none"> <li>a) Line sweep method</li> <li>b) Extended line sweep method</li> </ol>					
<b>Cycle 2:</b>					
3) Partitioning algorithms <ol style="list-style-type: none"> <li>a) Group migration algorithms               <ol style="list-style-type: none"> <li>I. Kernighan -Lin algorithm</li> <li>II. Extensions of Kernighan-Lin algorithm                   <ol style="list-style-type: none"> <li>i) Fiduccias -Mattheyses algorithm</li> <li>ii) Goldberg and Burstein algorithm</li> </ol> </li> </ol> </li> <li>b) Simulated annealing and evolution algorithms               <ol style="list-style-type: none"> <li>i. Simulated annealing algorithm</li> <li>ii. Simulated evolution algorithm</li> </ol> </li> <li>III) Metric allocation method</li> </ol>					
4) Floor planning algorithms <ol style="list-style-type: none"> <li>i) Constraint based methods</li> <li>ii) Integer programming based methods</li> <li>iii) Rectangular dualization based methods</li> <li>iv) Hierarchical tree based methods</li> </ol>					



- v) Simulated evolution algorithms
  - vi) Time driven Floor planning algorithms
- 5) Routing algorithms
- I) Two terminal algorithms
    - a) Maze routing algorithms
      - i) Lee's algorithm
      - ii) Soukup's algorithm
      - iii) Hadlock algorithm
    - b) Line-Probe algorithm
    - c) Shortest path-based algorithm
  - II) Multi terminal algorithm
    - a) Stenier tree-based algorithm
      - i) SMST algorithm
      - ii) Z-RST algorithm

**Software required:** C/C++ Programming Language /Relevant software

**Text Books:**

- 1) Naveed Shervani, Algorithms for Physical Design Automation, 3rd Edition, Kluwer Academic,1998.
- 2) Charles J Alpert, Dinesh P Mehta, Sachin S. Sapatnekar, Handbook of Algorithms for Physical Design Automation, CRC Press,2008.

**Course Outcomes (CO):**

- CO1: Learn the implementation of different Physical Design Automation algorithms
- CO2: Implement different graph algorithms
- CO3: Implement different partitioning algorithms
- CO4: Implement different floor planning and routing algorithms
- CO5: Understanding and practical experience in a variety of algorithms used in graph theory, computational geometry, partitioning, and floor planning.
- CO6: Acquire skills in algorithm design, implementation, and analysis.



# Srinivasa Ramanujan Institute of Technology (AUTONOMOUS)

Rotarypuram Village, B K Samudram Mandal, Ananthapuramu - 515 701

<b>M.Tech(VLSI Design)- III Semester</b>		<b>SRIT-R23</b>			
<b>Course Code</b>	<b>BICMOS TECHNOLOGY AND APPLICATIONS</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
<b>23DVLSI301a</b>	<b>Program Elective – V</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To demonstrate in-depth knowledge in BiCMOS Technology.</li> <li>• To analyze complex engineering problems critically for conducting research in BiCMOS Technology.</li> <li>• To solve engineering problems with wide range of solutions in Radio Frequency Integrated circuits.</li> <li>• To realize different digital circuits using BiCMOS Technology</li> </ul>					
<b>UNIT - I</b>					
<b>BiCMOS Process Technology:</b> CMOS Process Technology, Bipolar Process Technology, Isolation in CMOS and Bipolar Technologies, BiCMOS Technology, BiCMOS Design Rules.					
<b>UNIT - II</b>					
<b>Device Design Considerations:</b> Design Considerations for MOSFET's, Design Considerations for Bipolar Transistors, BiCMOS Device Design Considerations.					
<b>BiCMOS Device Scaling:</b> MOS Device Scaling, Bipolar Device Scaling.					
<b>UNIT - III</b>					
<b>Device Modeling:</b> Modeling of the MOS Transistor: MOSFET Structure and Operation, SPICE Models of the MOS Transistor, Analytical Model for Short-Channel MOS Devices. Modeling of the Bipolar Transistor: BJT Structure and Operation, Ebers-Moll Model, Bipolar Models in SPICE.					
<b>UNIT - IV</b>					
<b>BiCMOS Digital Integrated Circuits:</b> BiMOS Totem-Pole Inverter: DC Characteristics, Transient Analysis, Delay Dependence on the Device Parameters, BiCMOS Circuit Design, Comparing CMOS and BiCMOS Inverters Speed, BiCMOS Gates.					
<b>UNIT - V</b>					
<b>BiCMOS Digital Circuit Applications:</b> Adders, Multiplier, Random Access Memory, Programmable Logic Arrays, BiCMOS Logic Cells, BiCMOS Gate Arrays.					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>1. Sherif H.K. Embabi, AbdellatifBellaouar&amp; Mohamed I. Elmasry "Digital BiCMOS Integrated Circuit Design" Springer Science+ Business Media, LLC.</li> <li>2. A L ALVAREZ, BiCMOS Technology &amp; Applications, Kluwer Academic Publishers.</li> </ol>					
<b>Reference Books:</b>					
<ol style="list-style-type: none"> <li>1.Kiat-Seng yeo, Samir S. Rofail, Wang-Ling Goh, CMOS/BiCMOS ULSI, Pearson Education.</li> <li>2.James C. Daly, Denis P. Galipeau, Analog BiCMOS Design: Practices &amp; Pitfalls, CRC Press</li> <li>3.KlaasJan de Langen, Johan Huijsing, Compact Low-Voltage and High-Speed CMOS, BiCMOS and Bipolar Operational Amplifiers, Springer Science</li> </ol>					
<b>Course Outcome:</b>					
CO1-Explain the basic concepts of Bi-CMOS technology CO2-Illustrate the BiCMOS processing and design rules CO3-Explain the device design considerations and scaling parameters of MOSFET and BJT CO4-Explain the device modelling of MOS transistor CO5-Illustrate the characteristics of BiCMOS Digital Integrated Circuit CO6-Explain the industrial applications BiCMOS Digital Circuit					

<b>M.Tech(VLSI Design)- III Semester</b>		<b>SRIT-R23</b>			
<b>Course Code</b>	<b>OPTIMIZATION TECHNIQUES AND APPLICATIONS</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
<b>23DVLSI301b</b>	<b>IN VLSI DESIGN (Program Elective – V)</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>To understand basics of statistical modeling</li> <li>To analyze performance of CMOS circuits with respect to power, area and speed</li> <li>To acquire complete knowledge regarding the various algorithms used for optimization of power and area</li> </ul>					
<b>UNIT - I</b>					
<b>Statistical Modeling:</b> Modeling sources of variations, Monte Carlo techniques, Process variation modeling-Pelgrom's model, Principal component-based modeling, Quad tree-based modeling, Performance modeling- Response surface methodology, delay modeling, interconnect delay models.					
<b>UNIT - II</b>					
<b>Statistical Performance, Power and Yield Analysis:</b> Statistical timing analysis, parameter space techniques, Bayesian networks Leakage models, High level statistical analysis, Gate level statistical analysis, dynamic power, leakage power, temperature and powersupply variations, High level yield estimation and gate level yield estimation.					
<b>UNIT - III</b>					
<b>Convex Optimization:</b> Convex sets, convex functions, geometric programming, trade-off and sensitivity analysis, generalized geometric programming, geometric programming applied to digital circuit gate sizing, Floor planning, wire sizing, Approximation and fitting-Monomial fitting, Max monomial fitting, Polynomial fitting.					
<b>UNIT - IV</b>					
<b>Genetic Algorithm:</b> Introduction, GA Technology-Steady State Algorithm-Fitness Scaling-Inversion GA for VLSI Design, Layout and Test automation- partitioning-automatic placement, routing technology, mapping for FPGA-Automatic test generation-Partitioning algorithm Taxonomy-Multi-way Partitioning Hybrid genetic-encoding-local improvement-WDFR Comparison of CAS- Standard cell placement GASP algorithm-unified algorithm.					
<b>UNIT - V</b>					
<b>GA Routing Procedures and Power Estimation:</b> Global routing-FPGA technology mapping-circuit generation-test generation in a GA frame work-test generation procedures, Power estimation- application of GA Standard cell placement – GA for ATG-problem encoding-fitness function-GA Vs Conventional algorithm.					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>Statistical Analysis and Optimization for VLSI: Timing and Power –Ashish Srivastava, Dennis Sylvester, David Blaauw, Springer, 2005.</li> <li>Genetic Algorithm for VLSI Design, Layout and Test Automation -Pinaki Mazumder, E.Mrudnick, Prentice Hall,1998.</li> </ol>					
<b>Reference Books:</b>					
1.Convex Optimization- Stephen Boyd, Lieven Vandenberghe, Cambridge University Press,2004					
<b>Course Outcome:</b>					
CO1: Explain the Convex Optimization, Statistical Performance, Power and Yield Analysis, Statistical Modeling, Genetic Algorithm, GA Routing Procedures and Power Estimation.					
CO2: Explain the Modeling sources of variations, Monte Carlo techniques, Process variation modeling-Pelgrom's model and Principal component modeling.					
CO3: Illustrate the concept of Statistical timing analysis, parameter space techniques, Bayesian networks Leakage models and power supply variations, High level yield estimation and gate level yield estimation.					
CO4: Demonstrate the Convex sets, convex functions, geometric programming, trade-off and sensitivity analysis, generalized geometric programming and fitting-Monomial fitting, Max monomial fitting, Polynomial fitting.					
CO5: Explain the GA Technology-Steady State Algorithm-Fitness Scaling Inversion GA for VLSI					



# Srinivasa Ramanujan Institute of Technology (AUTONOMOUS)

Rotarypuram Village, B K Samudram Mandal, Ananthapuramu - 515 701

Design, Layout and Test automation- partitioning-automatic placement, routing technology, mapping for FPGA-Automatic test generation-Partitioning algorithm.  
C06: Illustrate the Global routing-FPGA technology mapping circuit generation-test generation in a GA frame work-test generation procedures and Power estimation.



<b>M.Tech(VLSI Design)- III Semester</b>		<b>SRIT-R23</b>			
<b>Course Code</b>	<b>SoC ARCHITECTURE</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
<b>23DVLSI203c</b>	<b>Program Elective – V</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>To understand the basics related to SoC architecture and different approaches related to SoC Design</li> <li>To select an appropriate robust processor for SoC Design.</li> <li>To select an appropriate memory for SoC Design.</li> <li>To realize real time case studies.</li> </ul>					
<b>UNIT - I</b>					
<b>Introduction to the System Approach:</b> System Architecture, Components of the system, Hardware & Software, Processor Architectures, Memory & Addressing. System level interconnection, An approach for SOC Design, System Architecture and Complexity.					
<b>UNIT - II</b>					
<b>Processors:</b> Introduction, Processor Selection for SOC, Basic concepts in Processor Architecture, Basic concepts in Processor Microarchitecture, Basic elements in Instruction handling. Buffers: minimizing Pipeline Delays, Branches, More Robust Processors, Vector Processors and Vector Instruction extensions, VLIW Processors, Superscalar Processors					
<b>UNIT - III</b>					
<b>Memory Design for SOC:</b> Overview: SOC external memory, SOC Internal Memory, Size, Scratchpads and Cache memory, Cache Organization, Cache data, Write Policies, Strategies for line replacement at miss time, Other Types of Cache, Split – I, and D – Caches, Multilevel Caches, SOC Memory System, Models of Simple Processor – memory interaction.					
<b>UNIT - IV</b>					
<b>Interconnect, Customization and Configurability:</b> Interconnect Architectures, Bus: Basic Architectures, SOC Standard Buses, Analytic Bus Models, Using the Bus model, Effects of Bus transactions and contention time. <b>SOC Customization:</b> An overview, Customizing Instruction Processor, Reconfigurable Technologies, Mapping design onto Reconfigurable devices, Instance- Specific design, Customizable Soft Processor, Reconfiguration - overhead analysis and trade-off analysis on reconfigurable Parallelism.					
<b>UNIT - V</b>					
<b>Application Studies / Case Studies:</b> SOC Design approach; AES-algorithms, Design and evaluation; Image compression–JPEG compression.					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>1. Computer System Design System-on-Chip - Michael J. Flynn and Wayne Luk, Wiley India Pvt. Ltd.</li> <li>2. ARM System on Chip Architecture – Steve Furber, 2ndEdition, 2000, Addison Wesley Professional.</li> </ol>					
<b>Reference Books:</b>					
<ol style="list-style-type: none"> <li>1. Design of System on a Chip: Devices and Components – Ricardo Reis, 1st Ed., 2004, Springer.</li> <li>2. Co-Verification of Hardware and Software for ARM System on Chip Design (Embedded Technology) – Jason Andrews – Newnes, BK and CDROM.</li> <li>3. System on Chip Verification – Methodologies and Techniques –Prakash Rashinkar, Peter Paterson and Leena Singh L, 2001, Kluwer Academic Publishers.</li> </ol>					
<b>Course Outcome:</b>					
CO1: Explain the basic SoC architecture design CO2: Explain the hardware and software system approach for SoC Design CO3: Explain the elements involved in processor selection for SoC design CO4: Illustrate the types of Memory used for SoC design CO5: Explain the interconnect and configuration for the SoC design CO6: Illustrate the case studies involving the applications of SoC design					



**AUDIT COURSE-I**



<b>M.Tech(VLSI Design)- I Semester</b>		<b>SRIT-R23</b>			
<b>Course Code</b>	<b>ENGLISH FOR RESEARCH PAPER WRITING</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
<b>23DAC101a</b>		<b>2</b>	<b>0</b>	<b>0</b>	<b>0</b>
<b>Course Objectives:</b> This course will enable students:					
<ul style="list-style-type: none"> <li>Understand the essentials of writing skills and their level of readability.</li> <li>Learn about what to write in each section.</li> <li>Ensure qualitative presentation with linguistic accuracy.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>Understand the significance of writing skills and the level of readability.</li> <li>Analyze and write title, abstract, different sections in research paper.</li> <li>Develop the skills needed while writing a research paper.</li> </ul>					
<b>UNIT - I</b>					
1 Overview of a Research Paper- Planning and Preparation- Word Order- Useful Phrases - Breaking up Long Sentences-Structuring Paragraphs and Sentences-Being Concise and Removing Redundancy -Avoiding Ambiguity					
<b>UNIT - II</b>					
Essential Components of a Research Paper- Abstracts- Building Hypothesis-Research Problem - Highlight Findings- Hedging and Criticizing, Paraphrasing and Plagiarism, Cauterization					
<b>UNIT - III</b>					
Introducing Review of the Literature – Methodology - Analysis of the Data-Findings - Discussion- Conclusions-Recommendations.					
<b>UNIT - IV</b>					
Key skills needed for writing a Title, Abstract, and Introduction					
<b>UNIT - V</b>					
Appropriate language to formulate Methodology, incorporate Results, put forth Arguments and draw Conclusions					
<b>Suggested Reading</b>					
<ol style="list-style-type: none"> <li>1. Goldbort R (2006) Writing for Science, Yale University Press (available on Google Books) Model Curriculum of Engineering &amp; Technology PG Courses [Volume-I]</li> <li>2. Day R (2006) How to Write and Publish a Scientific Paper, Cambridge University Press</li> <li>3. Highman N (1998), Handbook of Writing for the Mathematical Sciences, SIAM. Highman'sbook</li> <li>4. Adrian Wallwork , English for Writing Research Papers, Springer New York Dordrecht Heidelberg London, 2011</li> </ol>					



<b>M.Tech(VLSI Design)- I Semester</b>		<b>SRIT-R23</b>			
<b>Course Code</b>	<b>DISASTER MANAGEMENT</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
<b>23DAC101b</b>			<b>2</b>	<b>0</b>	<b>0</b>
<b>Course Objectives:</b> This course will enable students:					
<ul style="list-style-type: none"> <li>Learn to demonstrate critical understanding of key concepts in disaster risk reduction and humanitarian response.</li> <li>Critically evaluate disaster risk reduction and humanitarian response policy and practice from Multiple perspectives.</li> <li>Develop an understanding of standards of humanitarian response and practical relevance in specific types of disasters and conflict situations</li> <li>Critically understand the strengths and weaknesses of disaster management approaches, planning and programming in different countries, particularly their home country or the countries they work in.</li> </ul>					
<b>UNIT - I</b>					
<p><b>Introduction:</b> Disaster: Definition, Factors and Significance; Difference Between Hazard and Disaster; Natural and Manmade Disasters: Difference, Nature, Types and Magnitude.</p> <p><b>Disaster Prone Areas in India:</b> Study of Seismic Zones; Areas Prone to Floods and Droughts, Landslides and Avalanches; Areas Prone to Cyclonic and Coastal Hazards with Special Reference to Tsunami; Post- Disaster Diseases and Epidemics</p>					
<b>UNIT - II</b>					
<p><b>Repercussions of Disasters and Hazards:</b> Economic Damage, Loss of Human and Animal Life, Destruction of Ecosystem. Natural Disasters: Earthquakes, Volcanisms, Cyclones, Tsunamis, Floods, Droughts and Famines, Landslides and Avalanches, Man-made disaster: Nuclear Reactor Meltdown, Industrial Accidents, Oil Slicks and Spills, Outbreaks of Disease and Epidemics, War and Conflicts.</p>					
<b>UNIT - III</b>					
<p><b>Disaster Preparedness and Management:</b> Preparedness: Monitoring of Phenomena Triggering A Disaster or Hazard; Evaluation of Risk: Application of Remote Sensing, Data from Meteorological and Other Agencies, Media Reports: Governmental and Community Preparedness.</p>					
<b>UNIT - IV</b>					
<p><b>Risk Assessment Disaster Risk:</b> Concept and Elements, Disaster Risk Reduction, Global and National Disaster Risk Situation. Techniques of Risk Assessment, Global Co-Operation in Risk Assessment and Warning, People's Participation in Risk Assessment. Strategies for Survival.</p>					
<b>UNIT - V</b>					
<p><b>Disaster Mitigation:</b> Meaning, Concept and Strategies of Disaster Mitigation, Emerging Trends In Mitigation. Structural Mitigation and Non-Structural Mitigation, Programs of Disaster Mitigation in India.</p>					
<b>Suggested Reading</b>					
<ol style="list-style-type: none"> <li>1. R.Nishith, Singh AK, "Disaster Management in India: Perspectives ,issues and strategies.</li> <li>2. "New Royal book, Company. Sahni, Pardeep Et.Al.(Eds.)," Disaster Mitigation Experiences and Reflections", Prentice Ha ll Of India, New Delhi.</li> <li>3. Goel S.L., Disaster Administration And Management Text And Case Studies", Deep &amp; Deep Publication Pvt. Ltd., New Delhi</li> </ol>					



<b>M.Tech(VLSI Design)- I Semester</b>		<b>SRIT-R23</b>			
<b>Course Code</b>	<b>SANSKRITFOR TECHNICAL KNOWLEDGE</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
<b>23DAC101c</b>		<b>2</b>	<b>0</b>	<b>0</b>	<b>0</b>
<b>Course Objectives:</b> This course will enable students:					
<ul style="list-style-type: none"> <li>To get a working knowledge in illustrious Sanskrit, the scientific language in the world</li> <li>Learning of Sanskrit to improve brain functioning</li> <li>Learning of Sanskrit to develop the logic in mathematics, science &amp; other subjects enhancing thememory power</li> <li>The engineering scholars equipped with Sanskrit will be able to explore the huge</li> <li>Knowledge from ancient literature</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>Understanding basic Sanskrit language</li> <li>Ancient Sanskrit literature about science &amp; technology can be understood</li> <li>Being a logical language will help to develop logic in students</li> </ul>					
<b>UNIT - I</b>					
Alphabets in Sanskrit,					
<b>UNIT - II</b>					
Past/Present/Future Tense, Simple Sentences					
<b>UNIT - III</b>					
Order, Introduction of roots					
<b>UNIT - IV</b>					
Technical information about Sanskrit Literature					
<b>UNIT - V</b>					
Technical concepts of Engineering-Electrical, Mechanical, Architecture, Mathematics					
<b>Suggested Reading</b>					
<ol style="list-style-type: none"> <li>1. "Abhyaspustakam" –Dr.Vishwas, Sanskrit-Bharti Publication, New Delhi</li> <li>2. "Teach Yourself Sanskrit" Prathama Deeksha- Vempati Kutumbshastri, Rashtriya Sanskrit Sansthanam, New Delhi Publication</li> <li>3. "India's Glorious Scientific Tradition" Suresh Soni, Ocean books (P) Ltd.,New Delhi</li> </ol>					



**AUDIT COURSE-II**



M.Tech(VLSI Design)- II Semester				SRIT-R23			
Course Code	PEDAGOGY STUDIES	L	T	P	C		
23DAC201a		2	0	0	0		
<b>Course Objectives:</b> This course will enable students:							
<ul style="list-style-type: none"> <li>Review existing evidence on the review topic to inform programmed design and policy making undertaken by the DfID, other agencies and researchers.</li> <li>Identify critical evidence gaps to guide the development.</li> </ul>							
<b>Course Outcomes (CO):</b> Student will be able to							
Students will be able to understand:							
<ul style="list-style-type: none"> <li>What pedagogical practices are being used by teachers in formal and informal classrooms in developing countries?</li> <li>What is the evidence on the effectiveness of these pedagogical practices, in what conditions, and with what population of learners?</li> <li>How can teacher education (curriculum and practicum) and the school curriculum and guidance materials best support effective pedagogy?</li> </ul>							
<b>UNIT - I</b>							
<b>Introduction and Methodology:</b> Aims and rationale, Policy back ground, Conceptual frame work and terminology Theories of learning, Curriculum, Teacher education. Conceptual framework, Research questions. Overview of methodology and searching.							
<b>UNIT - II</b>							
<b>Thematic overview:</b> Pedagogical practices are being used by teachers in formal and informal classrooms in developing countries. Curriculum, Teacher education.							
<b>UNIT - III</b>							
Evidence on the effectiveness of pedagogical practices, Methodology for the in-depth stage: quality assessment of included studies. How can teacher education (curriculum and practicum) and the school curriculum and guidance materials best support effective pedagogy? Theory of change. Strength and nature of the body of evidence for effective pedagogical practices. Pedagogic theory and pedagogical approaches. Teachers' attitudes and beliefs and Pedagogic strategies.							
<b>UNIT - IV</b>							
<b>Professional development:</b> alignment with classroom practices and follow-up support, Peer support, Support from the head Teacher and the community. Curriculum and assessment, Barriers to learning: limited resources and large class sizes							
<b>UNIT - V</b>							
<b>Research gaps and future directions:</b> Research design, Contexts, Pedagogy, Teacher education, Curriculum and assessment, Dissemination and research impact.							
<b>Suggested Reading</b>							
<ol style="list-style-type: none"> <li>1. Ackers J, Hardman F (2001) Classroom interaction in Kenyan primary schools, Compare, 31 (2): 245-261.</li> <li>2. Agrawal M (2004) Curricular reform in schools: The importance of evaluation, Journal of Curriculum Studies, 36 (3): 361-379.</li> <li>3. Akyeampong K (2003) Teacher training in Ghana - does it count? Multi-site teacher education research project (MUSTER) country report 1. London: DFID.</li> <li>4. Akyeampong K, Lussier K, Pryor J, Westbrook J (2013) Improving teaching and learning of basic maths and reading in Africa: Does teacher preparation count? International Journal Educational Development, 33 (3): 272-282.</li> <li>5. Alexander RJ (2001) Culture and pedagogy: International comparisons in primary education. Oxford and Boston: Blackwell.</li> <li>6. Chavan M (2003) Read India: A mass scale, rapid, 'learning to read' campaign.</li> <li>7. <a href="http://www.pratham.org/images/resource%20working%20paper%202.pdf">www.pratham.org/images/resource%20working%20paper%202.pdf</a>.</li> </ol>							



<b>M.Tech(VLSI Design)- II Semester</b>		<b>SRIT-R23</b>			
<b>Course Code</b>	<b>STRESSMANAGEMENT BY YOGA</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
<b>23DAC201b</b>			<b>2</b>	<b>0</b>	<b>0</b>
<b>Course Objectives:</b> This course will enable students:					
<ul style="list-style-type: none"> <li>• To achieve overall health of body and mind</li> <li>• To overcome stress</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Develop healthy mind in a healthy body thus improving social health also</li> <li>• Improve efficiency</li> </ul>					
<b>UNIT - I</b>					
Definitions of Eight parts of yog.(Ashtanga)					
<b>UNIT - II</b>					
Yam and Niyam.					
<b>UNIT - III</b>					
Do`s and Don`t`s in life. i) Ahinsa, satya, astheya, bramha charya and aparigrahaai) Shaucha,santosh,tapa, swadhyay, ishwarpranidhan					
<b>UNIT - IV</b>					
Asan and Pranayam					
<b>UNIT - V</b>					
i) Various yoga poses and their benefits for mind & body ii) Regularization of breathing techniques and its effects-Types of pranayam					
<b>Suggested Reading</b>					
1. 'Yogic Asanas for Group Training-Part-I': Janardan SwamiYogabhyasiMandal, Nagpur 2. "Rajayogaor conquering the Internal Nature" by Swami Vivekananda, AdvaitaAshrama (Publication Department), Kolkata					



# Srinivasa Ramanujan Institute of Technology (AUTONOMOUS)

Rotarypuram Village, B K Samudram Mandal, Ananthapuramu - 515 701

M.Tech(VLSI Design)- II Semester		SRIT-R23			
Course Code	PERSONALITY DEVELOPMENT THROUGH LIFE ENLIGHTENMENT SKILLS	L	T	P	C
23DAC201c		2	0	0	0
<b>Semester</b>		<b>II</b>			
<b>Course Objectives:</b> This course will enable students:					
<ul style="list-style-type: none"> <li>To learn to achieve the highest goal happily</li> <li>To become a person with stable mind, pleasing personality and determination</li> <li>To awaken wisdom in students</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>Study of Shrimad-Bhagwad-Geeta will help the student in developing his personality and achieve the highest goal in life</li> <li>The person who has studied Geeta will lead the nation and mankind to peace and prosperity</li> <li>Study of Neetishatakam will help in developing versatile personality of students</li> </ul>					
<b>UNIT - I</b>					
Neetisatakam- Holistic development of personality Verses-19,20,21,22(wisdom) Verses-29,31,32(pride & heroism) Verses-26,28,63,65(virtue)					
<b>UNIT - II</b>					
Neetisatakam- Holistic development of personality Verses-52,53,59(dont's) Verses-71,73,75,78(do's)					
<b>UNIT - III</b>					
Approach to day-to-day work and duties. Shrimad Bhagwad Geeta: Chapter2-Verses41,47,48, Chapter3-Verses13,21,27,35, Chapter 6- Verses5,13,17,23,35, Chapter18-Verses45,46,48.					
<b>UNIT - IV</b>					
Statements of basic knowledge. Shrimad Bhagwad Geeta: Chapter2-Verses 56,62,68 Chapter12 -Verses13,14,15,16,17,18 Personality of Role model. Shrimad Bhagwad Geeta:					
<b>UNIT - V</b>					
Chapter2-Verses 17, Chapter3- Verses36,37,42, Chapter4-Verses18,38,39 Chapter18- Verses37,38,63					
<b>Suggested Reading</b>					
<ol style="list-style-type: none"> <li>"Srimad Bhagavad Gita "by Swami Swarupa nanda Advaita Ashram (Publication Department), Kolkata</li> <li>Bhartri hari's Three Satakam (Niti-sringar-vairagya) by P.Gopinath, Rashtriya Sanskrit Sansthanam, New Delhi.</li> </ol>					



# Srinivasa Ramanujan Institute of Technology (AUTONOMOUS)

Rotarypuram Village, B K Samudram Mandal, Ananthapuramu - 515 701

---

## **OPEN ELECTIVE**



<b>M.Tech(VLSI Design)- III Semester</b>				<b>SRIT-R23</b>			
<b>Course Code</b>	<b>INDUSTRIAL SAFETY</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>		
<b>23DOE301b</b>		<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>		
<b>Course Objectives:</b>							
<ul style="list-style-type: none"> <li>To know about Industrial safety programs and toxicology, Industrial laws , regulations and sourcemodels</li> <li>To understand about fire and explosion, preventive methods, relief and its sizing methods</li> <li>To analyse industrial hazards and its risk assessment.</li> </ul>							
<b>Course Outcomes (CO):</b> Student will be able to							
<ul style="list-style-type: none"> <li>To list out important legislations related to health, Safety and Environment.</li> <li>To list out requirements mentioned in factories act for the prevention of accidents.</li> <li>To understand the health and welfare provisions given in factories act.</li> </ul>							
<b>UNIT - I</b>							
Industrial safety: Accident, causes, types, results and control, mechanical and electrical hazards, types,causes and preventive steps/procedure, describe salient points of factories act 1948 for health and safety,wash rooms, drinking water layouts, light, cleanliness, fire, guarding, pressure vessels, etc, Safety colorcodes. Fire prevention and firefighting, equipment and methods.							
<b>UNIT - II</b>							
Fundamentals of maintenance engineering: Definition and aim of maintenance engineering, Primary and secondary functions and responsibility of maintenance department, Types of maintenance, Types and applications of tools used for maintenance, Maintenance cost & its relation with replacement economy,Service life of equipment.							
<b>UNIT - III</b>							
Wear and Corrosion and their prevention: Wear- types, causes, effects, wear reduction methods, lubricants- types and applications, Lubrication methods, general sketch, working and applications, i. Screw down grease cup, ii. Pressure grease gun, iii. Splash lubrication, iv. Gravity lubrication, v. Wick feed lubrication vi. Side feed lubrication, vii. Ring lubrication, Definition, principle and factors affecting the corrosion. Types of corrosion, corrosion prevention methods.							
<b>UNIT - IV</b>							
Fault tracing: Fault tracing-concept and importance, decision tree concept, need and applications, sequence of fault-finding activities, show as decision tree, draw decision tree for problems in machine tools, hydraulic, pneumatic, automotive, thermal and electrical equipment's like, I. Any one machine tool, ii.Pump iii. Air compressor, iv. Internal combustion engine, v. Boiler, vi. Electrical motors, Types of faults in machine tools and their general causes.							
<b>UNIT - V</b>							
Periodic and preventive maintenance: Periodic inspection-concept and need, degreasing, cleaning and repairing schemes, overhauling of mechanical components, overhauling of electrical motor, common troubles and remedies of electric motor, repair complexities and its use, definition, need, steps and advantages of preventive maintenance. Steps/procedure for periodic and preventive maintenance of: I. Machine tools, ii. Pumps, iii. Air compressors, iv. Diesel generating (DG) sets, Program and schedule of preventive maintenance of mechanical and electrical equipment, advantages of preventive maintenance. Repair cycle concept and importance							
<b>Textbooks:</b>							
<ol style="list-style-type: none"> <li>1. Maintenance Engineering Handbook, Higgins &amp; Morrow, Da Information Services.</li> <li>2. Maintenance Engineering, H. P. Garg, S. Chand and Company.</li> </ol>							
<b>Reference Books:</b>							
<ol style="list-style-type: none"> <li>1. Pump-hydraulic Compressors, Audels, MCGraw Hill Publication.</li> <li>2. Foundation Engineering Handbook, Winterkorn, Hans, Chapman &amp; Hall London.</li> </ol>							



<b>M.Tech(VLSI Design)- III Semester</b>		<b>SRIT-R23</b>			
<b>Course Code</b>	<b>BUSINESS ANALYTICS</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
<b>23DOE301c</b>		<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>The main objective of this course is to give the student a comprehensive understanding of business analytics methods.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>Students will demonstrate knowledge of data analytics.</li> <li>Students will demonstrate the ability of think critically in making decisions based on data and deep analytics.</li> <li>Students will demonstrate the ability to use technical skills in predicative and prescriptive modeling to support business decision-making.</li> <li>Students will demonstrate the ability to translate data into clear, actionable insights.</li> </ul>					
<b>UNIT - I</b>					
Business Analysis: Overview of Business Analysis, Overview of Requirements, Role of the Business Analyst. Stakeholders: the project team, management, and the front line, Handling Stakeholder Conflicts.					
<b>UNIT - II</b>					
Life Cycles: Systems Development Life Cycles, Project Life Cycles, Product Life Cycles, Requirement Life Cycles.					
<b>UNIT - III</b>					
<ul style="list-style-type: none"> <li>Forming Requirements: Overview of Requirements, Attributes of Good Requirements, Types of Requirements, Requirement Sources, Gathering Requirements from Stakeholders, Common Requirements Documents. Transforming Requirements: Stakeholder Needs Analysis, Decomposition Analysis, Additive/Subtractive Analysis, Gap Analysis, Notations (UML &amp; BPMN), Flowcharts, Swim Lane Flowcharts, Entity-Relationship Diagrams, State-Transition Diagrams, Data Flow Diagrams, Use Case.</li> <li>Modeling, Business Process Modeling</li> </ul>					
<b>UNIT - IV</b>					
Lecture Hrs: Finalizing Requirements: Presenting Requirements, Socializing Requirements and Gaining Acceptance, Prioritizing Requirements. Managing Requirements Assets: Change Control, Requirements Tools					
<b>UNIT - V</b>					
Recent Trends in: Embedded and collaborative business intelligence, Visual data recovery, Data Storytelling and Data Journalism.					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>1. Business Analysis by James Cadle et al.</li> <li>2. Project Management: The Managerial Process by Erik Larson and, Clifford Gray</li> </ol>					
<b>Reference Books:</b>					
<ol style="list-style-type: none"> <li>1. Business analytics Principles, Concepts, and Applications by Marc J. Schniederjans, Dara G. Schniederjans, Christopher M. Starkey, Pearson FT Press.</li> <li>2. Business Analytics by James Evans, persons Education.</li> </ol>					



<b>M.Tech(VLSI Design)- III Semester</b>		<b>SRIT-R23</b>			
<b>Course Code</b>	<b>WASTE TO ENERGY</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
<b>23DOE301e</b>		<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• Introduce and explain energy from waste, classification and devices to convert waste to energy.</li> <li>• To impart knowledge on biomass pyrolysis, gasification, combustion and conversion process.</li> <li>• To educate on biogas properties ,bio energy system, biomass resources and their classification and biomass energy programme in India.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• To know about overview of Energy to waste and classification of waste.</li> <li>• To acquire knowledge on bio mass pyrolysis, gasification, combustion and conversion process in detail.</li> <li>• To gain knowledge on properties of biogas, biomass resources and programmes to convert waste to energy in India.</li> </ul>					
<b>UNIT - I</b>					
Introduction to Energy from Waste: Classification of waste as fuel – Agro based, Forest residue, Industrial waste - MSW – Conversion devices – Incinerators, gasifiers, digestors					
<b>UNIT - II</b>					
Biomass Pyrolysis: Pyrolysis – Types, slow fast – Manufacture of charcoal – Methods - Yields and application – Manufacture of pyrolytic oils and gases, yields and applications.					
<b>UNIT - III</b>					
Biomass Gasification: Gasifiers – Fixed bed system – Downdraft and updraft gasifiers – Fluidized bed gasifiers – Design, construction and operation – Gasifier burner arrangement for thermal heating – Gasifier engine arrangement and electrical power – Equilibrium and kinetic consideration in gasifier operation.					
<b>UNIT - IV</b>					
Biomass Combustion: Biomass stoves – Improved chullahs, types, some exotic designs, Fixed bed combustors, Types, inclined grate combustors, Fluidized bed combustors, Design, construction and operation - Operation of all the above biomass combustors.					
<b>UNIT - V</b>					
Biogas: Properties of biogas (Calorific value and composition) - Biogas plant technology and status - Bio energy system - Design and constructional features - Biomass resources and their classification -Biomass conversion processes - Thermo chemical conversion - Direct combustion - biomass gasification- pyrolysis and liquefaction - biochemical conversion - anaerobic digestion - Types of biogas Plants – Applications - Alcohol production from biomass - Bio diesel production -Urban waste to energy conversion - Biomass energy programme in India.					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>1. Non Conventional Energy, Desai, Ashok V., Wiley Eastern Ltd., 2018</li> <li>2. Biogas Technology - A Practical Hand Book - Khandelwal, K. C. and Mahdi, S. S., TMH, 2017</li> </ol>					
<b>Reference Books:</b>					
<ol style="list-style-type: none"> <li>1. Food, Feed and Fuel from Biomass, Challal, D. S., IBH Publishing Co. Pvt. Ltd., 1991.</li> <li>2. Biomass Conversion and Technology, C. Y. WereKo-Brobby and E. B. Hagan, John Wiley &amp; Sons, 1996.</li> <li>3. <b>Online Learning Resources:</b>  <a href="https://nptel.ac.in/noc/courses/noc19/SEM1/noc19-ch13/">https://nptel.ac.in/noc/courses/noc19/SEM1/noc19-ch13/</a>  <a href="https://www.youtube.com/watch?v=x2KmjbcvKTK">https://www.youtube.com/watch?v=x2KmjbcvKTK</a> </li> </ol>					



# Srinivasa Ramanujan Institute of Technology (AUTONOMOUS)

Rotarypuram Village, B K Samudram Mandal, Ananthapuramu - 515 701

---